Interface Reset; Configuring The Ssp - Wiznet W7500 Reference Manual

Watermark Transmit, number of empty locations
level
1/2 4
Figure 56 shows the timing diagram for both a single transfer request, and a burst transfer
request, with the appropriate DMA clear signal. The signals are all synchronous to PCLK.
PCLK
DMASREQ
DMABREQ
DMACLR

Interface reset

The PrimeCell SSP is reset by the global reset signal, PRESETn, and a block-specific reset signal,
nSSPRST. An external reset controller must use PRESETn to assert nSSPRST asynchronously and
negate it synchronously to SSPCLK. PRESETn must be asserted LOW for a period long enough
to reset the slowest block in the on-chip system, and then taken HIGH again. The PrimeCell
SSP requires PRESETn to be asserted LOW for at least one period of PCLK.

Configuring the SSP

The Following reset, the PrimeCell SSP logic is disabled and must be configured when in this
state.
It is necessary to program control registers SSPCR0 and SSPCR1 to configure the peripheral as
a master or slave operating under one of the following protocols:
• Motorola SPI
• Texas Instruments SSI
• National Semiconductor.
The bit rate, derived from the external SSPCLK, requires the programming of the clock
prescale register SSPCPSR.
W7500x Reference Manual Version1.1.0
Figure 56. DMA transfer waveforms
Receive, number of filled locations
4
365 / 399