Uart1Ris (Uart1 Raw Interrupt Status Register) - Wiznet W7500 Reference Manual

1: Enable UART1DCDINTR
[1] CTSMIM – nUART1CTS modem interrupt mask
0: Disable UART1CRSINTR
1: Enable UART1CRSINTR
[0] RIMIM – nUART1RI modem interrupt mask
0: Disable UART1RIINTR
1: Enable UART1RIINTR

UART1RIS (UART1 Raw Interrupt Status Register)

Address offset: 0x003C
Reset value: 0x00-
The UART1RIS register indicates the raw interrupt status register.
31 30 29 28
res res res res
15 14 13 12
res res res res
[10] OERIS – Overrun error interrupt status
It indicates state of the UART1OEINTR interrupt.
[9] BERIS – Break error interrupt status
It indicates state of the UART1BEINTR interrupt.
[8] PERIS – Parity error interrupt status
It indicates state of the UART1PEINTR interrupt.
[7] FERIS – Framing error interrupt status
It indicates state of the UART1FEINTR interrupt.
[6] RTRIS – Receive timeout interrupt status
It indicates state of the UART1RTINTR interrupt.
[5] TXRIS – Transmit interrupt status
It indicates state of the UART1TXINTR interrupt.
[4] RXRIS – Receive interrupt status
It indicates state of the UART1RXINTR interrupt.
[3] DSRRMIS – nUART1DSR modem interrupt status
It indicates state of the UART1DSRINTR interrupt.
[2] DCDRMIS – nUART1DCD modem interrupt status
It indicates state of the UART1DCDINTR interrupt.
W7500x Reference Manual Version1.1.0
27 26 25 24
res res res res
11 10 9 8
OE BE PE
res
RIS RIS RIS
R R
R
23 22 21 20
res res res res
7 6 5 4
FE RT TX RX
RIS RIS RIS RIS
R R R R
19 18 17 16
res res res res
3 2 1 0
DRR DCD CTSR RI
RMIS RMIS MIS RMIS
R R R R
351 / 399