Multiple Cpu Shared Memory Access Time; When Accessing The Cpu Shared Memory - Mitsubishi Electric Q12DCCPU-V User Manual

Melsec q series, c controller module

Hide thumbs Also See for Q12DCCPU-V:

Table of Contents

Appendix 1 Function Processing Time

3) When accessing an intelligent function module other than the QJ61BT11N in a

single CPU system

Communication

1) When accessing the CPU shared memory (auto refresh area or user setting

area) of the host CPU in a multiple CPU system (CPU No.1: Q25HCPU, CPU

No.2: C Controller module)

Communication

2) When accessing the CPU shared memory (auto refresh area or user setting

area) of CPU No.1 in a multiple CPU system (CPU No.1: Q25HCPU, CPU

No.2: C Controller module)

Communication

Table APPX.6 Access time

Table APPX.7 Access time

Table APPX.8 Access time

Show Quick Links

Table of Contents

Sw3pvc-ccpu-e Q06ccpu-v Q06ccpu-v-b