Sun Microsystems UltraSPARC-I User Manual page 396

M
MEMBAR examples
and memory ordering 31
MEMBAR instruction 31 to 32, 38, 258
memory access instructions 225
memory accesses
global visibility 31
memory ECC error 182
Memory Interface Unit (MIU) 10
illustrated 5
Memory Management Unit (MMU) 8, 14, 21, 41,
359
illustrated 5
software view 24
memory model 233
Memory Model (MM) field of PSTATE
register 255
memory models 255
memory ordering 30 to 31
memory synchronization 32
memory-mapped I/O control registers 30
MG, see MMU Globals (MG) field of PSTATE
register
MID, see Module ID (MID) field of UPA_CONFIG
register
minimizing arbitration latency in a uniprocessor
system 87
minimum alias boundary 28
minimum arbitration latencies 89
MISC_BIDIR signals 342
mispredicted branch 14
mispredicted control transfer 288
miss handler
iTLB 42
Translation Lookaside Buffer (TLB) 29
miss strategy
TLB 8
missing TLB entry 45
MM, see Memory Model (MM) field of PSTATE
register
MMU 359
disabled 248
MMU behavior during RED_state 54
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
MMU behavior during reset 54
MMU demap 66
MMU demap context operation 66, 68
MMU demap operation format
illustrated 66
MMU demap page operation 66, 68
MMU dTLB Tag Access Register
illustrated 63
MMU D-TSB Register
illustrated 61
MMU Global Registers 252
MMU global registers 47, 251
MMU Globals (MG) field of PSTATE register 251
to 252
MMU iTLB Tag Access Register
illustrated 63
MMU I-TSB Register
illustrated 61
MMU page sizes 21
MMU requirements
compliance with SPARC-V9 55
MMU Synchronous Fault Address Register
(SFAR)
illustrated 61
MMU_GLOBAL_REG register 158
MMU-generated traps 47
Modified (M) state 80 to 82
modified, own, exclusive, shared, invalid
(MOESI) coherency protocol 8
module 359
Module Capabilities (MCAP) field of UPA_
CONFIG register 154
Module ID (ID) field of UPA_PORT_ID
register 153
Module ID (MID) field of UPA_CONFIG
register 156
MOESI coherence protocol 8
MOESI states 94
MS, see Multi-Scalar (MS) field of DISPATCH_
CONTROL_REG register
MUL8SUx16 instruction 211
MUL8ULx16 instruction 211
MUL8x16 instruction 209
MUL8x16AL instruction 210
Index