Sun Microsystems UltraSPARC-I User Manual page 13

raSPARC User's Manual
•
Chapter 4, "Overview of the MMU, " describes the UltraSPARC MMU, its
architecture, how it performs virtual address translation, and how it is
programmed.
Section II, "Going Deeper," presents detailed information about UltraSPARC ar-
chitecture and programming. Section II contains the following chapters:
•
Chapter 5, "Cache and Memory Interactions," describes cache coherency and
cache flushing.
•
Chapter 6, "MMU Internal Architecture," describes in detail the internal
architecture of the MMU and how to program it.
•
Chapter 7, "UltraSPARC External Interfaces," describes in detail the external
transactions that UltraSPARC performs, including interactions with the caches
and the SYSADDR bus, and interrupts.
•
Chapter 8, "Address Spaces, ASIs, ASRs, and Traps," describes the address
spaces that UltraSPARC supports, and how it handles traps.
•
Chapter 9, "Interrupt Handling," describes how UltraSPARC processes
interrupts.
•
Chapter 10, "Reset and RED_state," describes how UltraSPARC handles the
various SPARC-V9 reset conditions, and how it implements RED_state.
•
Chapter 11, "Error Handling," discusses how UltraSPARC handles system
errors and describes the available error status registers.
Section III, "UltraSPARC and SPARC-V9," describes UltraSPARC as an imple-
mentation of the SPARC-V9 architecture. Section III contains the following chap-
ters:
•
Chapter 12, "Instruction Set Summary," lists all supported instructions,
including both SPARC-V9 core instructions and UltraSPARC extended
instructions.
•
Chapter 13, "UltraSPARC Extended Instructions," contains detailed
documentation of the extended instructions that UltraSPARC has added to the
SPARC-V9 instruction set.
•
Chapter 14, "Implementation Dependencies," discusses how UltraSPARC has
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
resolved each of the implementation-dependencies defined by the SPARC-V9