Sun Microsystems UltraSPARC-I User Manual page 373

UltraSPARC User's Manual
CPI:
Cycles per instruction. The number of clock cycles it takes to execute one
instruction.
cross call:
An interprocessor call in a multi-processor system.
current window:
The block of 24 r registers to which the Current Window Pointer (CWP) regis-
ter points.
demap:
To invalidate a mapping in the MMU.
dispatch:
To issue a fetched instruction to one or more functional units for execution.
fccN:
One of the floating-point condition code fields fcc0, fcc1, fcc2, or fcc3.
floating-point exception:
An exception that occurs during the execution of an FPop instruction while
the corresponding bit in FSR.TEM is set to 1. The exceptions are:
,
FPop unimplemented_FPop
and
IEEE_754_exception
floating-point IEEE-754 exception:
A floating-point exception, as specified by IEEE Std 754-1985.
floating-point trap type:
The specific type of a floating-point exception, encoded in the FSR.ftt field.
implementation-dependent:
An aspect of the architecture that may legitimately vary among implementa-
tions. In many cases, the permitted range of variation is specified in the
SPARC-V9 standard. When a range is specified, compliant implementations
shall not deviate from that range.
instruction set architecture (ISA):
An ISA defines instructions, registers, instruction and data memory, the effect
of executed instructions on the registers and memory, and an algorithm for
controlling instruction execution. An ISA does not define clock cycle times,
cycles per instruction, data paths, etc.
ISA:
Abbreviation for instruction set architecture.
Sun Microelectronics
358
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
, ,
sequence_error hardware_error
.
unfinished_
, ,
invalid_fp_register