Table of Contents
Advertisement
13.5.4.7 FMULD8ULx16
FMULD8ULx16 multiplies the unsigned lower 8 bits of each 16-bit value in rs1 by
the corresponding fixed point signed integer in rs2. Each 24-bit product is sign-
extended to 32 bits and stored in the rd register. The operation is illustrated in
Figure 13-14.
rs1
rs2
rd
Figure 13-14
Code Example 13-2 16-bit x 16-bit → 32-bit Multiply
fmuld8sux16 %f0, %f2, %f4
fmuld8ulx16 %f0, %f2, %f6
fpadd32
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
6
3
FMULD8ULx16 Operation
%f4, %f6, %f8
13. UltraSPARC Extended Instructions
3
2
1
3
1
5
*
sign-extended
sign-extended
7
0
*
0
Advertisement
Table of Contents
Need help?
Do you have a question about the UltraSPARC-I and is the answer not in the manual?
Questions and answers