General Grouping Rules - Sun Microsystems UltraSPARC-I User Manual

UltraSPARC User's Manual
• (Move Floating-Point Register on Condition)
FMOVcc
— Consists of the following instructions:
FMOV{s,d,q}CS
FMOV{s,d,q}GU
FMOV{s,d,q}N
FMOV{s,d,q}VC
Instruction Classes:
Groups of SPARC-V9 and UltraSPARC instructions that have similar effects.
Instruction classes are always written in lower case italic body font. Examples are:
• setcc (any instruction that sets the condition codes)
• alu (any instruction processed in the Arithmetic and Logic Unit)
17.1.2 Example Conventions
Instructions are shown with offsets between their stages, to indicate the amount
of latency that (normally) occurs between the instructions. The following instruc-
tion pair has one cycle of latency:
ADD i1, i2, i6
SLL i6, 2, i8
This instruction pair has no latency:
alu
r6
store
r6

17.2 General Grouping Rules

Up to four instructions can be dispatched in one cycle, subject to availability from
the instruction buffer, execution resources, and instruction dependencies.
UltraSPARC has input (read-after-write) and output (write- after-write) depen-
dency constraints, but no anti-dependency (write-after-read) constraints on in-
struction grouping.
Instructions belong to one or more of the following categories:
•
Single group
•
IEU
•
Control transfer
•
Load/store
Sun Microelectronics
282
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
, ,
FMOV{s,d,q}E FMOV{s,d,q}G
, ,
FMOV{s,d,q}L FMOV{s,d,q}LE
, ,
FMOV{s,d,q}NE FMOV{s,d,q}NEG
, and
FMOV{s,d,q}VS
G E C N N
1 2
G E C N
1
G E C N N N
1 2 3
G E C N N N
1 2 3
,
FMOV{s,d,q}A FMOV{s,d,q}CC
, ,
FMOV{s,d,q}GE
,
FMOV{s,d,q}LEU
,
FMOV{s,d,q}POS
.
N W
3
N N W
2 3
W
W
,
,
,