Memory Access Instructions - Sun Microsystems UltraSPARC-I User Manual

13.6 Memory Access Instructions

13.6.1 Partial Store Instructions
Opcode
ASI_PST8_P
STDFA
ASI_PST8_S
STDFA
ASI_PST8_PL
STDFA
ASI_PST8_SL
STDFA
ASI_PST16_P
STDFA
ASI_PST16_S
STDFA
ASI_PST16_PL
STDFA
ASI_PST16_SL
STDFA
ASI_PST32_P
STDFA
ASI_PST32_S
STDFA
ASI_PST832_PL
STDFA
ASI_PST32_SL
STDFA
Format (3):
11 rd
31 30 29
Suggested Assembly Language Syntax
stda
Description:
The partial store instructions are selected by using one of the partial store ASIs
with the STDA instruction.
Two 32-bit, four 16-bit or eight 8-bit values from the 64-bit rd register are condi-
tionally stored at the address specified by rs1 using the mask specified by rs2. The
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
value in rs2 has the same format as the result generated by the pixel compare in-
imm_asi ASI Value
C0
Eight 8-bit conditional stores to primary address
16
space
C1
Eight 8-bit conditional stores to secondary address
16
space
C8
Eight 8-bit conditional stores to primary address
16
space, little-endian
C9
Eight 8-bit conditional stores to secondary address
16
space, little-endian
C2
Four 16-bit conditional stores to primary address
16
space
C3
Four 16-bit conditional stores to secondary address
16
space
CA
Four 16-bit conditional stores to primary address
16
space, little-endian
CB
Four 16-bit conditional stores to secondary address
16
space, little-endian
C4
Two 32-bit conditional stores to primary address
16
space
C5
Two 32-bit conditional stores to secondary address
16
space
CC
Two 32-bit conditional stores to primary address
16
space, little-endian
CD
Two 32-bit conditional stores to secondary address
16
space, little-endian
11 0111
25 24 19
freg , [ reg ] reg , imm_asi
rd rs1 rs2
13. UltraSPARC Extended Instructions
Operation
rs1
i=0
18 14 13
12
imm_asi rs2
5 4 0