Table of Contents
Advertisement
VIPA System MICRO
4.3.3 Option: Addressing periphery modules
Max. number of pluggable
modules
Define addresses by hard-
ware configuration
Automatic addressing
HB400 | CPU | M13-CCF0000 | en | 18-50
The CPU M13-CCF0000 provides an I/O area (address 0 ... 2047) and a process image
of the in- and outputs (each address default 0 ... 127). The size of the process image can
be preset via the parameterization.
page 76
The process image is updated automatically when a cycle has been completed. The
process image is divided into two parts:
n
process image to the inputs (PII)
n
process image to the outputs (PIQ)
1
I/O area: 0 ... 127 (default)
2
I/O area: 0 ... 2047
3
Process image of the inputs (PII): 0 ... 127
4
Process image of the inputs (PII) max.: 2047
5
Process image of the outputs (PIQ): 0 ... 127
6
Process image of the outputs (PIQ) max.: 2047
Up to 8 periphery modules can be connected to the CPU.
You may access the modules with read res. write accesses to the peripheral bytes or the
process image. To define addresses a hardware configuration may be used. For this,
click on the properties of the according module and set the wanted address.
If you do not like to use a hardware configuration, an automatic addressing is established.
Here the address assignment follows the following specifications:
n
Starting with slot 1, the central plugged modules are assigned with ascending logical
addresses.
n
The length of the memory area corresponds to the size of the process data of the
according module. Information about the sizes of the process data can be found in
the according manual of the module.
n
The memory areas of the modules are assigned without gaps separately for input and
output area.
n
Digital modules are mapped starting at address 0 and all other modules are mapped
starting from address 256.
n
As soon as the mapping of digital modules exceeds the address 256, by regarding
the order, these are mapped starting from address 256.
Deployment CPU M13-CCF0000
Addressing > Option: Addressing periphery modules
Ä Chap. 4.7 'Setting standard CPU parameters'
67
Advertisement
Table of Contents
