Multichannel Audio Serial Port (Mcasp) - Texas Instruments AM1808 User Manual

www.ti.com

6.15 Multichannel Audio Serial Port (McASP)

The McASP serial port is specifically designed for multichannel audio applications. Its key features are:
• Flexible clock and frame sync generation logic and on-chip dividers
• Up to sixteen transmit or receive data pins and serializers
• Large number of serial data format options, including:
– TDM Frames with 2 to 32 time slots per frame (periodic) or 1 slot per frame (burst)
– Time slots of 8,12,16, 20, 24, 28, and 32 bits
– First bit delay 0, 1, or 2 clocks
– MSB or LSB first bit order
– Left- or right-aligned data words within time slots
• DIT Mode with 384-bit Channel Status and 384-bit User Data registers
• Extensive error checking and mute generation logic
• All unused pins GPIO-capable
• Transmit & Receive FIFO Buffers allow the McASP to operate at a higher sample rate by making it
more tolerant to DMA latency.
• Dynamic Adjustment of Clock Dividers
– Clock Divider Value may be changed without resetting the McASP
Peripheral GIO
Configuration Control
Bus
DIT RAM
384 C
384 U
Optional
Tra n s m it
F o rm a tte r
McASP
DMA Bus
(Dedicated)
Receive
F o rm a tte r
Copyright © 2010–2014, Texas Instruments Incorporated
Receive Logic
C lo ck /F ra m e G e n e ra to r
State Machine
Clock Check and
Error Detection
Tra n s m it L o g ic
C lo ck /F ra m e G e n e ra to r
State Machine
Serializer 0
Serializer 1
Serializer y
McASP
Figure 6-29. McASP Block Diagram
Submit Documentation Feedback
Product Folder Links:
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
Pins Function
AHCLKRx Receive Master Clock
ACLKRx Receive Bit Clock
AFSRx R e c e iv e L e ft/R ig h t C lo ck o r F ra m e S y n c
The McASP DOES NOT have a
AMUTEINx
dedicated AMUTEIN pin.
AMUTEx
AFSXx
Tra n s m it L e ft/R ig h t C lo ck o r F ra m e S y n c
ACLKXx Tra n s m it B it C lo ck
Tra n s m it M a s te r C lo ck
AHCLKXx
AXRx[0] Tra n s m it/R e c e iv e S e ria l D a ta P in
AXRx[1] Tra n s m it/R e c e iv e S e ria l D a ta P in
AXRx[y] Tra n s m it/R e c e iv e S e ria l D a ta P in
Peripheral Information and Electrical Specifications
AM1808
AM1808
133