Edma - Texas Instruments AM1808 User Manual

Arm microprocessor
Hide thumbs Also See for AM1808:
Table of Contents

Advertisement

AM1808
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
6.9

EDMA

The EDMA controller handles all data transfers between memories and the device slave peripherals on
the device. These data transfers include cache servicing, non-cacheable memory accesses, user-
programmed data transfers, and host accesses.
6.9.1 EDMA3 Channel Synchronization Events
Each EDMA channel controller supports up to 32 channels which service peripherals and memory.
Table
6-12lists the source of the EDMA synchronization events associated with each of the programmable
EDMA channels.
Event
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Event
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
92
Peripheral Information and Electrical Specifications
Table 6-12. EDMA Synchronization Events
EDMA0 Channel Controller 0
Event Name / Source
McASP0 Receive
McASP0 Transmit
McBSP0 Receive
McBSP0 Transmit
McBSP1 Receive
McBSP1 Transmit
GPIO Bank 0 Interrupt
GPIO Bank 1 Interrupt
UART0 Receive
UART0 Transmit
Timer64P0 Event Out 12
Timer64P0 Event Out 34
UART1 Receive
UART1 Transmit
SPI0 Receive
SPI0 Transmit
EDMA1 Channel Controller 1
Event Name / Source
Timer64P2 Compare Event 0
Timer64P2 Compare Event 1
Timer64P2 Compare Event 2
Timer64P2 Compare Event 3
Timer64P2 Compare Event 4
Timer64P2 Compare Event 5
Timer64P2 Compare Event 6
Timer64P2 Compare Event 7
Timer64P3 Compare Event 0
Timer64P3 Compare Event 1
Timer64P3 Compare Event 2
Timer64P3 Compare Event 3
Timer64P3 Compare Event 4
Timer64P3 Compare Event 5
Timer64P3 Compare Event 6
Timer64P3 Compare Event 7
Submit Documentation Feedback
Product Folder Links:
Event
Event Name / Source
16
17
18
19
20
21
22
GPIO Bank 2 Interrupt
23
GPIO Bank 3 Interrupt
24
25
26
27
28
GPIO Bank 4 Interrupt
29
GPIO Bank 5 Interrupt
30
31
Event
Event Name / Source
16
GPIO Bank 6 Interrupt
17
GPIO Bank 7 Interrupt
18
GPIO Bank 8 Interrupt
19
20
21
22
23
24
Timer64P2 Event Out 12
25
Timer64P2 Event Out 34
26
Timer64P3 Event Out 12
27
Timer64P3 Event Out 34
28
29
30
31
Copyright © 2010–2014, Texas Instruments Incorporated
AM1808
www.ti.com
MMCSD0 Receive
MMCSD0 Transmit
SPI1 Receive
SPI1 Transmit
PRU_EVTOUT6
PRU_EVTOUT7
I2C0 Receive
I2C0 Transmit
I2C1 Receive
I2C1 Transmit
UART2 Receive
UART2 Transmit
Reserved
Reserved
Reserved
Reserved
Reserved
MMCSD1 Receive
MMCSD1 Transmit
Reserved
Reserved

Advertisement

Table of Contents
loading

Table of Contents