Table of Contents
Advertisement
www.ti.com
Table 6-61. Timing Requirements for McBSP1 [1.3V, 1.2V, 1.1V]
NO.
2
t
Cycle time, CLKR/X
c(CKRX)
Pulse duration, CLKR/X high or
3
t
w(CKRX)
CLKR/X low
Setup time, external FSR high before
5
t
su(FRH-CKRL)
CLKR low
Hold time, external FSR high after
6
t
h(CKRL-FRH)
CLKR low
7
t
Setup time, DR valid before CLKR low
su(DRV-CKRL)
8
t
Hold time, DR valid after CLKR low
h(CKRL-DRV)
Setup time, external FSX high before
10
t
su(FXH-CKXL)
CLKX low
Hold time, external FSX high after
11
t
h(CKXL-FXH)
CLKX low
(1) CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also
inverted.
(2) P = ASYNC3 period in ns. For example, when the ASYNC clock domain is running at 100 MHz, use 10 ns.
(3) Use whichever value is greater. Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock
source. The minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA
limitations and AC timing requirements.
(4) Use whichever value is greater. Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock
source. The minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA
limitations and AC timing requirements.
(5) This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.
(6) This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.
Table 6-62. Timing Requirements for McBSP1 [1.0V]
NO.
2
t
Cycle time, CLKR/X
c(CKRX)
3
t
Pulse duration, CLKR/X high or CLKR/X low
w(CKRX)
5
t
Setup time, external FSR high before CLKR low
su(FRH-CKRL)
6
t
Hold time, external FSR high after CLKR low
h(CKRL-FRH)
7
t
Setup time, DR valid before CLKR low
su(DRV-CKRL)
8
t
Hold time, DR valid after CLKR low
h(CKRL-DRV)
10
t
Setup time, external FSX high before CLKX low
su(FXH-CKXL)
11
t
Hold time, external FSX high after CLKX low
h(CKXL-FXH)
(1) CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also
inverted.
(2) P = ASYNC3 period in ns. For example, when the ASYNC clock domain is running at 100 MHz, use 10 ns.
(3) Use whichever value is greater. Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock
source. The minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA
limitations and AC timing requirements.
(4) This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.
Copyright © 2010–2014, Texas Instruments Incorporated
CLKR/X ext
2P or 20
CLKR/X ext
P - 1
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKX int
CLKX ext
CLKX int
CLKX ext
CLKR/X ext
CLKR/X ext
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKX int
CLKX ext
CLKX int
CLKX ext
Peripheral Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Links:
AM1808
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
(1)
(see
Figure
1.3V, 1.2V
1.1V
MIN
MAX
MIN
(2) (3)
(2) (4)
2P or 25
(5)
(6)
P - 1
15
18
5
5
6
6
3
3
15
18
5
5
3
3
3
3
15
18
5
5
6
6
3
3
(1)
(see
Figure
6-32)
1.0V
MIN
(2) (3)
2P or 26.6
(4)
P - 1
21
10
6
3
21
10
3
3
21
10
6
3
AM1808
6-32)
UNIT
MAX
ns
ns
ns
ns
ns
ns
ns
ns
UNIT
MAX
ns
ns
ns
ns
ns
ns
ns
ns
147
Advertisement
Table of Contents
