Table of Contents
Advertisement
www.ti.com
6.10.5 EMIFA Electrical Data/Timing
Table 6-19
through
Table 6-19. Timing Requirements for EMIFA SDRAM Interface
NO.
Input setup time, read data valid on EMA_D[15:0] before
19
t
su(EMA_DV-EM_CLKH)
EMA_CLK rising
Input hold time, read data valid on EMA_D[15:0] after
20
t
h(CLKH-DIV)
EMA_CLK rising
Table 6-20. Switching Characteristics for EMIFA SDRAM Interface
NO.
1
t
Cycle time, EMIF clock EMA_CLK
c(CLK)
2
t
Pulse width, EMIF clock EMA_CLK high or low
w(CLK)
3
t
Delay time, EMA_CLK rising to EMA_CS[0] valid
d(CLKH-CSV)
4
t
Output hold time, EMA_CLK rising to EMA_CS[0] invalid
oh(CLKH-CSIV)
5
t
Delay time, EMA_CLK rising to EMA_WE_DQM[1:0] valid
d(CLKH-DQMV)
Output hold time, EMA_CLK rising to EMA_WE_DQM[1:0]
6
t
oh(CLKH-DQMIV)
invalid
Delay time, EMA_CLK rising to EMA_A[12:0] and
7
t
d(CLKH-AV)
EMA_BA[1:0] valid
Output hold time, EMA_CLK rising to EMA_A[12:0] and
8
t
oh(CLKH-AIV)
EMA_BA[1:0] invalid
9
t
Delay time, EMA_CLK rising to EMA_D[15:0] valid
d(CLKH-DV)
10
t
Output hold time, EMA_CLK rising to EMA_D[15:0] invalid
oh(CLKH-DIV)
11
t
Delay time, EMA_CLK rising to EMA_RAS valid
d(CLKH-RASV)
12
t
Output hold time, EMA_CLK rising to EMA_RAS invalid
oh(CLKH-RASIV)
13
t
Delay time, EMA_CLK rising to EMA_CAS valid
d(CLKH-CASV)
14
t
Output hold time, EMA_CLK rising to EMA_CAS invalid
oh(CLKH-CASIV)
15
t
Delay time, EMA_CLK rising to EMA_WE valid
d(CLKH-WEV)
16
t
Output hold time, EMA_CLK rising to EMA_WE invalid
oh(CLKH-WEIV)
17
t
Delay time, EMA_CLK rising to EMA_D[15:0] tri-stated
dis(CLKH-DHZ)
18
t
Output hold time, EMA_CLK rising to EMA_D[15:0] driving
ena(CLKH-DLZ)
Copyright © 2010–2014, Texas Instruments Incorporated
Table 6-22
assume testing over recommended operating conditions.
PARAMETER
Submit Documentation Feedback
Product Folder Links:
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
1.3V, 1.2V
MIN
MAX
MIN
2
3
1.6
1.6
1.3V, 1.2V
MIN
MAX
MIN
10
15
3
5
7
1
1
7
1
1
7
1
1
7
1
1
7
1
1
7
1
1
7
1
1
7
1
1
Peripheral Information and Electrical Specifications
AM1808
AM1808
1.1V
1.0V
UNIT
MAX
MIN
MAX
3
ns
1.6
ns
1.1V
1.0V
UNIT
MAX
MIN
MAX
20
ns
8
ns
9.5
13
ns
1
ns
9.5
13
ns
1
ns
9.5
13
ns
1
ns
9.5
13
ns
1
ns
9.5
13
ns
1
ns
9.5
13
ns
1
ns
9.5
13
ns
1
ns
9.5
13
ns
1
ns
101
Advertisement
Table of Contents
