Table of Contents
Advertisement
AM1808
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
LPSC
Module Name
Number
0
EDMA3 Channel Controller 1
1
USB0 (USB2.0)
2
USB1 (USB1.1)
3
GPIO
4
UHPI
5
EMAC
6
DDR2 (and SCR_F3)
7
McASP0 ( + McASP0 FIFO)
8
SATA
9
VPIF
10
SPI 1
11
I2C 1
12
UART 1
13
UART 2
14
McBSP0 ( + McBSP0 FIFO)
15
McBSP1 ( + McBSP1 FIFO)
16
LCDC
17
eHRPWM0/1
18
MMCSD1
19
uPP
20
ECAP0/1/2
21
EDMA3 Transfer Controller 2
22-23
—
24
SCR_F0 (and bridge F0)
25
SCR_F1 (and bridge F1)
26
SCR_F2 (and bridge F2)
27
SCR_F6 (and bridge F3)
28
SCR_F7 (and bridge F4)
29
SCR_F8 (and bridge F5)
30
Bridge F7 (DDR Controller
path)
31
On-chip RAM (including
SCR_F4 and bridge F6)
90
Peripheral Information and Electrical Specifications
Table 6-10. PSC1 Default Module Configuration
Power Domain
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
—
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
AlwaysON (PD0)
PD_SHRAM
Submit Documentation Feedback
Product Folder Links:
Default Module State
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
—
Enable
Enable
Enable
Enable
Enable
Enable
Enable
Enable
Copyright © 2010–2014, Texas Instruments Incorporated
AM1808
www.ti.com
Auto Sleep/Wake Only
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Yes
Yes
Yes
Yes
Yes
Yes
Yes
—
Advertisement
Table of Contents
