Table of Contents
Advertisement
www.ti.com
6.7.1.5
AINTC Memory Map
BYTE ADDRESS
0xFFFE E000
0xFFFE E004
0xFFFE E008 - 0xFFFE E00F
0xFFFE E010
0xFFFE E014 - 0xFFFE E01B
0xFFFE E01C
0xFFFE E020
0xFFFE E024
0xFFFE E028
0xFFFE E02C
0xFFFE E030
0xFFFE E034
0xFFFE E038
0xFFFE E03C - 0xFFFE E04F
0xFFFE E050
0xFFFE E054
0xFFFE E058
0xFFFE E05C - 0xFFFE E07F
0xFFFE E080
0xFFFE E084
0xFFFE E088 - 0xFFFE E1FF
0xFFFE E200
0xFFFE E204
0xFFFE E208
0xFFFE E20C
0xFFFE E210- 0xFFFE E27F
0xFFFE E280
0xFFFE E284
0xFFFE E288
0xFFFE E28C
0xFFFE E290 - 0xFFFE E2FF
0xFFFE E300
0xFFFE E304
0xFFFE E308
0xFFFE E30C
0xFFFE E310 - 0xFFFE E37F
0xFFFE E380
0xFFFE E384
0xFFFE E388
0xFFFE E38C
0xFFFE E390 - 0xFFFE E3FF
Copyright © 2010–2014, Texas Instruments Incorporated
Table 6-7. AINTC Memory Map
ACRONYM
REV
Revision Register
CR
Control Register
-
Reserved
GER
Global Enable Register
-
Reserved
GNLR
Global Nesting Level Register
SISR
System Interrupt Status Indexed Set Register
SICR
System Interrupt Status Indexed Clear Register
EISR
System Interrupt Enable Indexed Set Register
EICR
System Interrupt Enable Indexed Clear Register
-
Reserved
HIEISR
Host Interrupt Enable Indexed Set Register
HIDISR
Host Interrupt Enable Indexed Clear Register
-
Reserved
VBR
Vector Base Register
VSR
Vector Size Register
VNR
Vector Null Register
-
Reserved
GPIR
Global Prioritized Index Register
GPVR
Global Prioritized Vector Register
-
Reserved
SRSR[0]
System Interrupt Status Raw / Set Registers
SRSR[1]
SRSR[2]
SRSR[3]
-
Reserved
SECR[0]
System Interrupt Status Enabled / Clear Registers
SECR[1]
SECR[2]
SECR[3]
-
Reserved
ESR[0]
System Interrupt Enable Set Registers
ESR[1]
ESR[2]
ESR[3]
-
Reserved
ECR[0]
System Interrupt Enable Clear Registers
ECR[1]
ECR[2]
ECR[3]
-
Reserved
Submit Documentation Feedback
Product Folder Links:
AM1808
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
DESCRIPTION
Peripheral Information and Electrical Specifications
AM1808
85
Advertisement
Table of Contents
