Texas Instruments AM1808 User Manual page 61

Arm microprocessor
Hide thumbs Also See for AM1808:
Table of Contents

Advertisement

www.ti.com
Special case settings for peripherals:
– Locking of PLL controller settings
– Default burst sizes for EDMA3 transfer controllers
– Selection of the source for the eCAP module input capture (including on chip sources)
– McASP AMUTEIN selection and clearing of AMUTE status for the McASP
– Control of the reference clock source and other side-band signals for both of the integrated USB
PHYs
– Clock source selection for EMIFA
– DDR2 Controller PHY settings
– SATA PHY power management controls
Selects the source of emulation suspend signal (from ARM) of peripherals supporting this function.
Many registers are accessible only by a host (ARM) when it is operating in its privileged mode. (ex. from
the kernel, but not from user space code).
Table 4-1. System Configuration (SYSCFG) Module Register Access
Register Address
Register Name
0x01C1 4000
REVID
0x01C14008
DIEIDR0
0x01C1400C
DIEIDR1
0x01C14010
DIEIDR2
0x01C14014
DIEIDR3
0x01C1 4020
BOOTCFG
0x01C1 4038
KICK0R
0x01C1 403C
KICK1R
0x01C1 4040
HOST0CFG
0x01C1 4044
HOST1CFG
0x01C1 40E0
IRAWSTAT
0x01C1 40E4
IENSTAT
0x01C1 40E8
IENSET
0x01C1 40EC
IENCLR
0x01C1 40F0
EOI
0x01C1 40F4
FLTADDRR
0x01C1 40F8
FLTSTAT
0x01C1 4110
MSTPRI0
0x01C1 4114
MSTPRI1
0x01C1 4118
MSTPRI2
0x01C1 4120
PINMUX0
0x01C1 4124
PINMUX1
0x01C1 4128
PINMUX2
0x01C1 412C
PINMUX3
0x01C1 4130
PINMUX4
0x01C1 4134
PINMUX5
0x01C1 4138
PINMUX6
0x01C1 413C
PINMUX7
0x01C1 4140
PINMUX8
0x01C1 4144
PINMUX9
0x01C1 4148
PINMUX10
0x01C1 414C
PINMUX11
0x01C1 4150
PINMUX12
Copyright © 2010–2014, Texas Instruments Incorporated
Register Description
Revision Identification Register
Device Identification Register 0
Device Identification Register 1
Device Identification Register 2
Device Identification Register 3
Boot Configuration Register
Kick 0 Register
Kick 1 Register
Host 0 Configuration Register
Host 1 Configuration Register
Interrupt Raw Status/Set Register
Interrupt Enable Status/Clear Register
Interrupt Enable Register
Interrupt Enable Clear Register
End of Interrupt Register
Fault Address Register
Fault Status Register
Master Priority 0 Registers
Master Priority 1 Registers
Master Priority 2 Registers
Pin Multiplexing Control 0 Register
Pin Multiplexing Control 1 Register
Pin Multiplexing Control 2 Register
Pin Multiplexing Control 3 Register
Pin Multiplexing Control 4 Register
Pin Multiplexing Control 5 Register
Pin Multiplexing Control 6 Register
Pin Multiplexing Control 7 Register
Pin Multiplexing Control 8 Register
Pin Multiplexing Control 9 Register
Pin Multiplexing Control 10 Register
Pin Multiplexing Control 11 Register
Pin Multiplexing Control 12 Register
Submit Documentation Feedback
Product Folder Links:
AM1808
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
Register Access
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Privileged mode
Device Configuration
AM1808
61

Advertisement

Table of Contents
loading

Table of Contents