Table of Contents
Advertisement
AM1808
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
6.24.2 LCD Raster Mode
Table 6-110. Switching Characteristics Over Recommended Operating Conditions for LCD Raster Mode
See
Figure 6-60
through
Figure 6-64
NO.
1
t
Cycle time, pixel clock
c(PIXEL_CLK)
2
t
Pulse duration, pixel clock high
w(PIXEL_CLK_H)
3
t
Pulse duration, pixel clock low
w(PIXEL_CLK_L)
4
t
Delay time, LCD_PCLK high to LCD_D[15:0] valid (write)
d(LCD_D_V)
5
t
Delay time, LCD_PCLK high to LCD_D[15:0] invalid (write)
d(LCD_D_IV)
6
t
Delay time, LCD_PCLK low to LCD_AC_ENB_CS high
d(
)
LCD_AC_ENB_CS_A
7
t
Delay time, LCD_PCLK low to LCD_AC_ENB_CS high
d(
LCD_AC_ENB_CS_I)
8
t
Delay time, LCD_PCLK low to LCD_VSYNC high
d(LCD_VSYNC_A)
9
t
Delay time, LCD_PCLK low to LCD_VSYNC low
d(LCD_VSYNC_I)
10
t
Delay time, LCD_PCLK high to LCD_HSYNC high
d(LCD_HSYNC_A)
11
t
Delay time, LCD_PCLK high to LCD_HSYNC low
d(LCD_HSYNC_I)
Frame-to-frame timing is derived through the following parameters in the LCD (RASTER_TIMING_1)
register:
•
Vertical front porch (VFP)
•
Vertical sync pulse width (VSW)
•
Vertical back porch (VBP)
•
Lines per panel (LPP)
Line-to-line timing is derived through the following parameters in the LCD (RASTER_TIMING_0) register:
•
Horizontal front porch (HFP)
•
Horizontal sync pulse width (HSW)
•
Horizontal back porch (HBP)
•
Pixels per panel (PPL)
LCD_AC_ENB_CS timing is derived through the following parameter in the LCD (RASTER_TIMING_2)
register:
•
AC bias frequency (ACB)
The display format produced in raster mode is shown in
at a time. The first line delivered starts at data pixel (1, 1) and ends at data pixel (P, 1). The last line
delivered starts at data pixel (1, L) and ends at data pixel (P, L). The beginning of each new frame is
denoted by the activation of I/O signal LCD_VSYNC. The beginning of each new line is denoted by the
activation of I/O signal LCD_HSYNC.
204
Peripheral Information and Electrical Specifications
PARAMETER
Submit Documentation Feedback
Product Folder Links:
AM1808
1.3V, 1.2V,
1.1V
MIN
26.66
10
10
0
0
0
0
0
0
0
0
Figure
6-60. An entire frame is delivered one line
Copyright © 2010–2014, Texas Instruments Incorporated
www.ti.com
1.0V
UNIT
MAX
MIN
MAX
33.33
ns
10
ns
10
ns
7
0
9
ns
7
0
9
ns
7
0
9
ns
7
0
9
ns
7
0
9
ns
7
0
9
ns
7
0
9
ns
7
0
9
ns
Advertisement
Table of Contents
