Table of Contents
Advertisement
BBC module, 4-1
clock, 8-2
DECRAM interfaces, 4-11
RCPU, 3-2
USIU, 5-3
BOFFINT, 16-37
Boundary conditions, 13-39, 14-41
boundary scan register, 23-4
BPU, 3-5
BQ2, 13-17, 13-39, 14-20, 14-41
BR, 9-7
Branch
prediction, 3-5
processing unit, 3-5
trace enable, 3-23
Branch processing unit, 3-5
branch target buffer, 4-12
Break frame, 15-55
Breakpoint counter A value and control register, 21-53
Breakpoint counter B value and control register, 21-53
breakpoints, 21-14
BRKNOMSK, 21-57
BRx registers, 10-34
BTB, 4-12
BURST, 9-4, 9-38
burst indicator (BURST),, 9-38
burst inhibit (BI),, 9-42
burst operation, 4-5
burst read cycle (illustration),, 9-20
burst transfer,, 9-17
burst write cycle (illustration),, 9-25
Bus
monitor, 6-18
off interrupt
(BOFFINT), 16-37
bus busy (BB),, 9-34
bus exception control cycles,, 9-47
bus grant (BG),, 9-33
bus interface
bus control signals,, 9-2
bus operation
address transfer phase related signals,, 9-37
arbitration phase,, 9-32
basic transfer protocol,, 9-8
burst mechanism,, 9-18
burst transfer,, 9-17
bus exception control cycles,, 9-47
single beat transfer
single beat read flow,, 9-9
single beat write flow,, 9-9, 9-12
single beat transfer,, 9-9
storage reservation,, 9-44
termination signals,, 9-42
bus operations,, 9-8
Index-2
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
bus transfer signals,, 9-1
features,, 9-1
signal descriptions,, 9-4
Bus interface unit (BIU), 13-3, 14-3
components, 13-51, 14-53
bus request (BR),, 9-33
bus signals (illustration),, 9-3
BUSY, 16-17
receive message buffer code, 16-5
BYP, 13-30, 13-34, 14-32
Bypass mode, 13-34
BYTES field, 3-20
C
CA bit, 3-20
cache control instructions,, 3-47
CALRAM
CLPS, 20-5, 20-6
operation modes, 20-3
privileges, 20-3
CAN2.0B
system, 16-3
CANCTRL0, 16-29
CANCTRL1, 16-30
CANCTRL2, 16-32
CANICR, 16-28
Carry, 3-20
CCW, 13-3, 13-26, 14-3, 14-28
censorship states, 19-30
C
, 13-76, 14-77
F
CF1, 13-20, 14-22
CF2, 13-21, 14-23
CGBMSK, 21-55
CHAN, 13-30, 14-33
Channel
invalid, 13-30
number (CHAN), 13-30, 14-33
reserved, 13-30
Charge sharing, 13-77, 14-78
CHBMSK, 21-55
check stop state, 21-32
checkstop, 7-3
Checkstop enable, 3-50
chip-select
global, 10-27
CHSTP bit, 21-49
CHSTPE, 21-51
CHSTPE bit, 3-50
CIE1, 13-14, 14-17
CIE2, 13-16, 14-19
class, instruction,, 3-43
CLKOUT, 8-13
MPC533 Reference Manual
MOTOROLA
Advertisement
Table of Contents
