Table of Contents
Advertisement
SISR3, 6-38
SIU interrupt pending registers (SIPEND), 6-33
SIU signals,, 9-4
SIUMCR, 6-26
SIVEC, 6-36
SIW0EN, 21-59, A-22
SIW1EN, 21-59, A-22
SIW2EN, 21-59, A-22
SIW3EN, 21-59, A-22
Slave Select (SS), 15-45
Slave select signal (SS), 15-41, 15-42
sleep, 6-24
SLW0EN, 21-58
SLW1EN, 21-58
snooping
L2U, 11-10
snooping external bus activity,, 3-46
SO bit, 3-20
SOF, 16-10
soft reset, 7-3
SOFTRST, 16-13
Software initiated
continuous-scan mode, 13-45, 14-47
single-scan mode, 13-42, 14-44
Software trap enable selection, 21-59, A-22
software watchdog timer, 6-22
SPBR, 15-19
SPCR0, 15-18
SPCR1, 15-20
SPCR2, 15-20
SPCR3, 15-21
SPE, 15-20, 15-45
special purpose registers, 5-7
BBC, 4-15
implementation-specific, 3-29
special purpose registers, general, 3-27
SPI
finished interrupt enable (SPIFIE), 15-21
SPIF, 15-22
SPIFIE, 15-21
SPRG0–SPRG3, 3-27
SPRGs, 3-27
SPRs, 5-7
BBC, 4-15
general, 3-27
SPSR, 15-21, 15-45
SRAM
supervisor space only, 15-9
SRESET, 7-3
SRR field, 16-6
SRR0, 3-26, 3-49, 3-51, 3-59, 3-60, 3-61, 3-62, 3-64
SRR1, 3-27, 3-49, 3-51, 3-52, 3-53, 3-56, 3-57, 3-58, 3-59, 3-60, 3-61, 3-62, 3-63, 3-64
SS, 15-45
SS, 15-41, 15-42
MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Index
Index-16
Advertisement
Table of Contents
