Analog Comparators; Figure 1.16. Comparator Block Diagram - Silicon Laboratories C8051F12 Series Manual

C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

1.11. Analog Comparators

Two analog comparators with dedicated input pins are included on-chip. The comparators have software
programmable hysteresis and response time. Each comparator can generate an interrupt on a rising edge,
falling edge, or both. The interrupts are capable of waking up the MCU from sleep mode, and Comparator
0 can be used as a reset source. The output state of the comparators can be polled in software or routed to
Port I/O pins via the Crossbar. The comparators can be programmed to a low power shutdown mode when
not in use.
(Port I/O)
2 Comparators
CPn+
CPn-
CPn Output
CROSSBAR
+
CPn
-

Figure 1.16. Comparator Block Diagram

SFR's
(Data
and
Control)
Rev. 1.4
CIP-51
and
Interrupt
Handler
37