Sfr Definition 15.2. Flscl: Flash Memory Control - Silicon Laboratories C8051F12 Series Manual

C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

SFR Definition 15.2. FLSCL: Flash Memory Control

R/W R/W
- -
Bit7 Bit6
Bits 7–6: Unused.
Bits 5–4: FLRT: Flash Read Time.
These bits should be programmed to the smallest allowed value, according to the system
clock speed.
00: SYSCLK < 25 MHz.
01: SYSCLK < 50 MHz.
10: SYSCLK < 75 MHz.
11: SYSCLK < 100 MHz.
Bits 3–1: RESERVED. Read = 000b. Must Write 000b.
Bit 0: FLWE: Flash Write/Erase Enable.
This bit must be set to allow Flash writes/erasures from user software.
0: Flash writes/erases disabled.
1: Flash writes/erases enabled.
Important Note: When changing the FLRT bits to a lower setting (e.g. when changing from a
value of 11b to 00b), cache reads, cache writes, and the prefetch engine should be
disabled using the CCH0CN register (see SFR Definition 16.1).
208
R/W R/W R/W
FLRT Reserved Reserved Reserved
Bit5 Bit4 Bit3
Rev. 1.4
R/W R/W R/W
FLWE
Bit2 Bit1 Bit0
SFR Address:
SFR Page:
Reset Value
10000000
SFR Address:
0xB7
0