Xilinx MicroBlaze Reference Manual page 166

Chapter 5: MicroBlaze Instruction Set Architecture
andn
Logical AND NOT
andn
1 0 0 0 1 1
0 6
Description
The contents of register rA are ANDed with the logical complement of the contents of register rB;
the result is placed into register rD.
Pseudocode
Registers Altered
•
Latency
1 cycle
166
Send Feedback
rD, rA, rB
rD rA
1
1
← ∧
(rD) (rA) (rB)
rD
www.xilinx.com
rB 0 0 0 0 0 0 0 0 0 0 0
1 2
6 1
MicroBlaze Processor Reference Guide
3
1
UG081 (v14.7)