Xilinx MicroBlaze Reference Manual page 141

Table 3-18: MPD Parameters (Continued)
Parameter Name
C_ECC_USE_CE_EXCEPTION
C_USE_STACK_PROTECTION
C_DEBUG_ENABLED
C_NUMBER_OF_PC_BRK
C_NUMBER_OF_RD_ADDR_BRK
C_NUMBER_OF_WR_ADDR_BRK
C_INTERRUPT_IS_EDGE
C_EDGE_IS_POSITIVE
2
C_FSL_LINKS
C_FSL_DATA_SIZE
C_USE_EXTENDED_FSL_INSTR
C_ICACHE_BASEADDR
C_ICACHE_HIGHADDR
C_USE_ICACHE
C_ALLOW_ICACHE_WR
C_ICACHE_LINE_LEN
MicroBlaze Processor Reference Guide
UG081 (v14.7)
Feature/Description
Generate Bus Error
Exceptions for correctable
errors
Generate exception for
stack overflow or stack
underflow
MDM Debug interface
Number of hardware
breakpoints
Number of read address
watchpoints
Number of write address
watchpoints
Level/Edge Interrupt
Negative/Positive Edge
Interrupt
Number of stream
interfaces (FSL or AXI)
FSL data bus size
Enable use of extended
stream instructions
Instruction cache base
address
Instruction cache high
address
Instruction cache
Instruction cache write
enable
Instruction cache line
length
www.xilinx.com
MicroBlaze Core Configurability
EDK
Allowable Default Tool
Values Value Assig
ned
0,1 0
0,1 0
0,1 0
0-8 1
0-4 0
0-4 0
0, 1 0
0, 1 1
0-16 0
32 32
0, 1 0
0x00000000 - 0x0000
0xFFFFFFFF 0000
0x00000000 - 0x3FFF
0xFFFFFFFF FFFF
0, 1 0
0, 1 1
4, 8 4
Send Feedback
VHDL Type
integer
integer
integer
integer
integer
integer
yes integer
integer
yes
yes integer
NA integer
integer
std_logic_vector
std_logic_vector
integer
integer
integer
141