Xilinx MicroBlaze Reference Manual page 131

Table 3-14: MicroBlaze Lockstep Comparison Signals (Continued)
M_AXI_DP_ARSIZE
M_AXI_DP_ARBURST
M_AXI_DP_ARLOCK
M_AXI_DP_ARCACHE
M_AXI_DP_ARPROT
M_AXI_DP_ARQOS
M_AXI_DP_ARVALID
M_AXI_DP_RREADY
FSLn_S_Clk
FSLn_S_Read
FSLn_M_Clk
FSLn_M_Write
FSLn_M_Data
FSLn_M_Control
Mn_AXIS_TLAST
Mn_AXIS_TDATA
Mn_AXIS_TVALID
Sn_AXIS_TREADY
M_AXI_IC_AWID
M_AXI_IC_AWADDR
M_AXI_IC_AWLEN
M_AXI_IC_AWSIZE
M_AXI_IC_AWBURST
M_AXI_IC_AWLOCK
M_AXI_IC_AWCACHE
M_AXI_IC_AWPROT
M_AXI_IC_AWQOS
M_AXI_IC_AWVALID
M_AXI_IC_AWUSER
M_AXI_IC_AWDOMAIN
M_AXI_IC_AWSNOOP
M_AXI_IC_AWBAR
M_AXI_IC_WDATA
M_AXI_IC_WSTRB
M_AXI_IC_WLAST
M_AXI_IC_WVALID
M_AXI_IC_WUSER
M_AXI_IC_BREADY
MicroBlaze Processor Reference Guide
UG081 (v14.7)
Signal Name
2
2
2
1
1
www.xilinx.com
Lockstep Interface Description
Bus Index Range
962 to 964
965 to 966
967
968 to 971
972 to 974
975 to 978
979
980
981 + n * 37
982 + n * 37
983 + n * 37
984 + n * 37
985 + n * 37 to 1016 + n * 37
1017 + n * 37
1573 + n * 35
1574 + n * 35 to 1606 + n * 35
1607 + n * 35
1608 + n * 35
2133
2134 to 2165
2166 to 2173
2174 to 2176
2177 to 2178
2179
2180 to 2183
2184 to 2186
2187 to 2190
2191
2192 to 2196
2197 to 2198
2199 to 2201
2202 to 2203
2204 to 2715
2716 to 2779
2780
2781
2782
2783
Send Feedback
VHDL Type
std_logic_vector
std_logic_vector
std_logic
std_logic_vector
std_logic_vector
std_logic_vector
std_logic
std_logic
std_logic
std_logic
std_logic
std_logic
std_logic_vector
std_logic
std_logic
std_logic_vector
std_logic
std_logic
std_logic
std_logic_vector
std_logic_vector
std_logic_vector
std_logic_vector
std_logic
std_logic_vector
std_logic_vector
std_logic_vector
std_logic
std_logic_vector
std_logic_vector
std_logic_vector
std_logic_vector
std_logic_vector
std_logic_vector
std_logic
std_logic
std_logic
std_logic
131