IDEC FC4A-C10R2 User Manual page 298

Fc4a series microsmart micro programmable logic controller
Table of Contents

Advertisement

17: U
C
SER
OMMUNICATION
Example:
(1) When a RXD instruction without an end delimiter is executed
Incoming data
"0"
"1"
"2"
(30h)
(31h)
(32h)
Total of received characters
The incoming data is divided, converted, and stored to data registers according to the receive format.
Receive operation is completed when the total characters programmed in RXD are received.
(2) When a RXD instruction with end delimiter ETX (03h) and without BCC is executed
Incoming data
"1"
"2"
"3"
(31h)
(32h)
(33h)
End of receiving data
The incoming data is divided, converted, and stored to data registers according to the receive format.
The end delimiter is not stored to a data register.
Any data arriving after the end delimiter is discarded.
(3) When a RXD instruction with end delimiter ETX (03h) and one-byte BCC is executed
Incoming data
"1"
"2"
(31h)
(32h)
End delimiter
End of receiving data
The incoming data is divided, converted, and stored to data registers according to the receive format.
The end delimiter and BCC code are not stored to data registers.
After receiving the end delimiter, the
Skip
When "skip" is designated in the receive format, a specified quantity of digits in the incoming data are skipped and not
stored to data registers. A maximum of 99 digits (bytes) of characters can be skipped continuously.
Example: When a RXD instruction with skip for 2 digits starting at the third byte is executed
Incoming Data
"1"
"2"
"3"
(31h)
(32h)
(33h)
Skipped
17-20
I
NSTRUCTIONS
When D100 is designated
as the first data register
"3"
(33h)
When D100 is designated
as the first data register
ETX
(03h)
End delimiter
When D100 is designated
as the first data register
ETX
BCC
(03h)
Code
MicroSmart
"4"
"5"
"6"
"7"
(34h)
(35h)
(36h)
(37h)
(38h)
When D100 is designated
as the first data register
« FC4A M
receives only the one-byte BCC code.
"8"
D102
D103
D104
D105
D100
D101
S
U
'
M
ICRO
MART
SER
S
ANUAL
D100
**** h
D101
**** h
**** h
D100+n
D100
**** h
**** h
D101
**** h
D100+n
D100
**** h
**** h
D101
**** h
D100+n
0035h
0036h
0037h
0038h
0031h
0032h
»

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents