IDEC FC4A-C10R2 User Manual page 208

Fc4a series microsmart micro programmable logic controller
Table of Contents

Advertisement

7: B
I
ASIC
NSTRUCTIONS
MCS and MCR (Master Control Set and Reset), continued
Multiple Usage of MCS instructions
Ladder Diagram
MCS
I1
I2
Q0
MCS
I3
I4
Q1
MCS
I5
I6
Q2
MCR
This master control circuit will give priority to I1, I3, and I5, in that order.
When input I1 is off, the first MCS is executed so that subsequent inputs I2 through I6 are forced off.
When input I1 is on, the first MCS is not executed so that the following program is executed according to the actual input
statuses of I2 through I6.
When I1 is on and I3 is off, the second MCS is executed so that subsequent inputs I4 through I6 are forced off.
When both I1 and I3 are on, the first and second MCSs are not executed so that the following program is executed accord-
ing to the actual input statuses of I4 through I6.
Counter and Shift Register in Master Control Circuit
Ladder Diagram
MCS
I1
Reset
CNT
C2
10
I3
Pulse
I2
Reset
SFR
R0
4
I3
Pulse
I2
Data
I4
MCR
7-24
Program List
Instruction
Data
LOD
I1
MCS
LOD
I2
OUT
Q0
LOD
I3
MCS
LOD
I4
OUT
Q1
LOD
I5
MCS
LOD
I6
OUT
Q2
MCR
When input I1 is on, the MCS is not executed so that the counter and shift register are exe-
cuted according to actual statuses of subsequent inputs I2 through I4.
When input I1 is off, the MCS is executed so that subsequent inputs I2 through I4 are
forced off.
When input I1 is turned on while input I2 is on, the counter and shift register pulse inputs
are turned on as shown below.
Timing Chart
Input I1
Input I2
Counter Pulse Input
Shift Register Pulse Input
« FC4A M
S
ICRO
ON
OFF
ON
OFF
ON
OFF
ON
OFF
U
'
M
»
MART
SER
S
ANUAL

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents