IDEC FC4A-C10R2 User Manual page 227

IBMV
SOTU
I0
Since source operand S1 is a data register and the value of
source operand S2 is 5, the source data is bit 5 of data register
D10 designated by source operand S1.
Since destination operand D1 is a data register and the value of
source operand D2 is 12, the destination is bit 12 of data regis-
ter D20 designated by destination operand D1.
As a result, when input I0 is on, the ON/OFF status of data regis-
ter D10 bit 5 is moved to data register D20 bit 12.
Repeat Operation in the Indirect Bit Move Instructions
Repeat Bit Operands (Source and Destination)
If a repeat operation is designated for bit operands such as input, output, internal relay, or shift register, bit operands as
many as the repeat cycles are moved.
IBMV
SOTU
I1
Since source operand S1 is internal relay M10 and the value of
source operand S2 is 5, the source data is 3 internal relays start-
ing with M15.
Since destination operand D1 is output Q30 and the value of desti-
nation operand D2 is 9, the destination is 3 outputs starting with
Q41.
As a result, when input I1 is on, the ON/OFF statuses of internal
relays M15 through M17 are moved to outputs Q41 through Q43.
Repeat Word Operands (Source and Destination)
If a repeat operation is designated for word operands such as data register, bit statuses as many as the repeat cycles in the
designated data register are moved.
IBMV
SOTU
I2
Since source operand S1 is data register D10 and the value of
source operand S2 is 5, the source data is 3 bits starting with bit
5 of data register D10.
Since destination operand D1 is data register D20 and the value
of destination operand D2 is 12, the destination is 3 bits starting
with bit 12 of data register D20.
As a result, when input I2 is on, the ON/OFF statuses of data reg-
ister D10 bits 5 through 7 are moved to data register D20 bits 12
through 14.
S1 – S2 D1 –
D10 5 D20
S1 R S2 D1 R
M10 5 Q30
S1 R S2 D1 R
D10 5 D20
« FC4A M
ICRO
D10 + 5 → D20 + 12
D2 REP
12
Bit 15 14 13 12 11 10 9 8
D10
Bit 15 14 13 12 11 10 9 8
D20
M10 + 5 → Q30 + 9
D2 REP
Repeat = 3
9 3
M27
Q47
D10 + 5 → D20 + 12
D2 REP
Repeat = 3
12 3
Bit 15 14 13 12 11 10 9 8
D10
Bit 15 14 13 12 11 10 9 8
D20
S U ' M »
MART SER S ANUAL
9: M I
OVE
7 6 5 4
Bit 5
7 6 5 4
Bit 12
M20 M17 M15
5th from M10
Q44 Q43 Q41 Q37
9th from Q30
7 6 5 4
Bit 5
7 6 5 4
Bit 12
NSTRUCTIONS
3 2 1 0
3 2 1 0
M10
Q30
3 2 1 0
3 2 1 0
9-9