Operations Of Port 6 - Fujitsu F2MC-8FX Hardware Manual

CHAPTER 9 I/O PORT
9.6.2

Operations of Port 6

This section describes the operations of port 6.
Operations of Port 6
Operation as an output port
• Setting the corresponding DDR bit to "1" sets a pin as an output port.
• For a peripheral function sharing pins, disable its output.
• When a pin is set as an output port, it outputs the value of the PDR to pins.
• If data is written to the PDR, the value is stored in the output latch and output to the pin as it is.
• Reading the PDR returns the PDR value.
Operation as an input port
• Setting the corresponding DDR bit to "0" sets a pin as an input port.
• For a peripheral function sharing pins, disable its output.
• When using the LCD shared pin as an input port, set the port input control bits (PICTL) in the LCDC
enable register (LCDCE1) to "1".
• If data is written to the PDR, the value is stored in the output latch but not output to the pin.
• Reading the PDR returns the pin value. However, the read-modify-write command returns the PDR
value.
Operation as a peripheral function output
• Setting the output enable bit of a peripheral function sets the corresponding pin as a peripheral function
output.
• The pin value can be read from the PDR register even if the peripheral function output is enabled.
Therefore, the output value of a peripheral function can be read by the read operation on PDR register.
However, the read-modify-write command returns the PDR value.
Operation as a peripheral function input
• Set the DDR register bit, which is corresponding to the peripheral function input pin, to "0" to set a pin
as an input port.
• As with an input port, when using the LCD shared pin as another peripheral function input, configure it
as an input port.
• Reading the PDR register returns the pin value, regardless of whether the peripheral function uses an
input pin. However, the read-modify-write command returns the PDR value.
Operation at reset
Resetting the CPU initializes the DDR values to "0", and sets the port input enabled.Note that the pin sharing
for the LCD output is set its port input disabled since the port input control bit (PICTL) in LCDC enable reg-
ister (LCDCE1) is set to "0".
128