Fujitsu F2MC-8FX Hardware Manual page 349

Table 20.5-1 Functional Description of Each Bit of UART/SIO Serial Mode Control Register 1 (SMC10)
Bit name
BDS:
bit7 Serial data direction
control bit
PEN:
bit6
Parity control bit
TDP:
bit5
Parity polarity bit
SBL:
bit4 Stop bit length control
bit
CBL1, 0:
bit3, 2 Character bit length
control bits
CKS:
bit1
Clock selection bit
MD:
bit0 Operation mode
selection bit
Note:
When modifying the UART/SIO serial mode control register 1 (SMC10), do not perform the
modification during data transmission or reception.
This bit sets the serial data direction (endian).
Setting this bit to "0" : the bit specifies transmission or reception to be performed sequentially
starting from the LSB side in the serial data register.
Setting this bit to "1" : the bit specifies transmission or reception to be performed sequentially
starting from the MSB side in the serial data register.
This bit enables or disables parity in clock asynchronous mode.
Setting this bit to "0" : no parity
Setting this bit to "1" : with parity
This bit controls even/odd parity.
Setting this bit to "0" : specifies even parity
Setting this bit to "1" : specifies odd parity
This bit controls the length of the stop bit in clock asynchronous mode.
Setting this bit to "0" : sets the stop bit length to "1".
Setting this bit to "1" : sets the stop bit length to "2".
Note: The setting of this bit is only valid for transmission operation in clock asynchronous mode.
For receiving operation, reception data register full flag is se to "1" after detecting stop
bit(1-bit) and completing the reception regardless of this bit.
These bits select the character bit length as shown in the following table:
CBL1 CBL0 Character bit length
0 0
0 1
1 0
1 1
• The above setting is valid in both asynchronous and synchronous modes.
This bit selects the external clock or dedicated baud rate generator.
Setting the bit to "0" selects the dedicated baud rate generator.
Setting the bit to "1" selects the external clock.
Note: Setting this bit to "1" forcibly disables the output of the UCK pin.
The external clock cannot be used in clock asynchronous mode (UART).
This bit selects clock asynchronous mode (UART) or clock synchronous mode (SIO).
Setting the bit to "0" selects clock asynchronous mode (UART).
Setting the bit to "1" selects clock synchronous mode (SIO).
Function
5
6
7
8
CHAPTER 20 UART/SIO
335