I/O Memory Of Lcd Controller - Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03 Technical Manual

Cmos 32-bit single chip microcomputer
Table of Contents

Advertisement

I/O Memory of LCD Controller

Table 2.21 shows the control bits of the LCD controller. These registers are mapped into area 6 (0x39FFE0 to
0x39FFFD).
Register name
Address
Bit
Revision code
039FFE0
D7
register
(B)
D6
D5
D4
D3
D2
D1
D0
LCDC mode
039FFE1
D7–6
register 0
(B)
D5
D4–3
D2
D1
D0
LCDC mode
039FFE2
D7
register 1
(B)
D6
D5–4
D3
D2
D1
D0
LCDC mode
039FFE3
D7–6
register 2
(B)
D5
D4
D3–2
D1
D0
Horizontal
039FFE4
D7–6
panel size
(B)
D5
register
D4
D3
D2
D1
D0
Vertical
039FFE5
D7
panel size
(B)
D6
register 0
D5
D4
D3
D2
D1
D0
Vertical
039FFE6
D7–2
panel size
(B)
D1
register 1
D0
Horizontal
039FFE7
D7–5
non-display
(B)
D4
period register
D3
D2
D1
D0
S1C33L03 FUNCTION PART
Table 2.21 Control Bits of LCD Controller
Name
Function
PCODE5
Product code
PCODE4
PCODE3
PCODE2
PCODE1
PCODE0
RCODE1
Revision code
RCODE0
reserved
LDCOLOR
Color/monochrome select
reserved
FPSMASK
Mask FPSHIFT signal
LDDW1
LCD data width/format
LDDW0
BPP1
Bit-per-pixel select
BPP0
(Display mode)
reserved
DBLANK
Blank display
FRMRPT
Frame repeat for EL panel
reserved
INVDISP
Invert display
reserved
LCDCEN
LCD controller enable
LPWREN
LCDPWR enable
reserved
LPSAVE1
Power save mode
LPSAVE0
reserved
LDHSIZE5
Horizontal panel size
LDHSIZE4
LDHSIZE3
LDHSIZE2
LDHSIZE1
LDHSIZE0
LDVSIZE7
Vertical panel size
LDVSIZE6
(low-order 8 bits)
LDVSIZE5
LDVSIZE4
LDVSIZE3
LDVSIZE2
LDVSIZE1
LDVSIZE0
reserved
LDVSIZE9
Vertical panel size
LDVSIZE8
(high-order 2 bits)
reserved
HNDP4
Horizontal non-display period
HNDP3
HNDP2
HNDP1
HNDP0
EPSON
VII LCD CONTROLLER BLOCK: LCD CONTROLLER
Setting
0b000010
1 Color
0 Mono
1 Masked
0 Output
LDDW[1:0]
Monochrome
1
x
reserved
0
1
8 bits
0
0
4 bits
LDDW[1:0]
Color
1
1
8 bits/format 2
1
0
reserved
0
1
8 bits/format 1
0
0
4 bits
BPP[1:0]
Mode
1
1
8 bpp
1
0
4 bpp
0
1
2 bpp
0
0
1 bpp
1 Blank
0 Normal
1 Repeated
0 Not repeated
1 Inverted
0 Normal
1 Enabled
0 Disabled
1 Enabled
0 Disabled
LPSAVE[1:0]
Mode
1
1
Normal operation
1
0
Doze
0
1
reserved
0
0
Power save
H resolution (pixels)
- 1
16
V resolution (lines) - 1
V resolution (lines) - 1
Non-display period (pixels)
- 4
8
Init. R/W
Remarks
0
R
0
0
0
1
0
0
R
0
0 when being read.
0
R/W
0 when being read.
0
R/W
0
R/W
0
0
R/W
0
0 when being read.
0
R/W
0
R/W
0 when being read.
0
R/W
0 when being read.
0
R/W
0
R/W
0 when being read.
0
R/W
0
0 when being read.
0
R/W
0
0
0
0
0
0
R/W
0
0
0
0
0
0
0
0 when being read.
0
R/W
0
0 when being read.
0
R/W
0
0
0
0
B-VII-2-31
A-1
B-VII
LCDC

Advertisement

Table of Contents
loading

Table of Contents