Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03 Technical Manual page 478

Cmos 32-bit single chip microcomputer
Table of Contents

Advertisement

V DMA BLOCK: IDMA (Intelligent DMA)
DSINC[1:0]: Destination address control (D[29:28]/3rd Word)
Set the destination address update format.
If the format is set for "address fixed" (00), the destination address is not changed by the performance of a
data transfer operation. Even when transferring multiple data, the transfer data is always written to the same
address.
If the format is set for "address increment" (11 or 10) in single and successive transfer modes, the destination
address is incremented by an amount equal to the data size set by DATSIZ when one data transfer is
completed. If the format is set for "address decrement" (01), the destination address is decremented in the
same way.
In block transfer mode as well, the destination address is incremented or decremented when one data unit is
transferred. However, if the set format is "10", the destination address that has been incremented during a
block transfer recycles back to the initial value when the block transfer is completed.
DSADR[27:0]: Destination address (D[27:0]/3rd Word)
Use these bits to set the starting address at the destination of transfer. The content set here is updated
according to the setting of DSINC.
Since the control information is placed in RAM, it can be rewritten. However, before rewriting the content of
this information, make sure that no DMA transfer is generated in the channel whose information you are
going to rewrite.
B-V-3-4
EPSON
S1C33L03 FUNCTION PART

Advertisement

Table of Contents
loading

Table of Contents