Table of Contents
Advertisement
II CORE BLOCK: ITC (Interrupt Controller)
Register name
Address
Bit
High-speed
0040298
D7
DMA Ch.0/1
(B)
D6
trigger set-up
D5
register
D4
D3
D2
D1
D0
High-speed
0040299
D7
DMA Ch.2/3
(B)
D6
trigger set-up
D5
register
D4
D3
D2
D1
D0
Flag set/reset
004029F
D7–3
method select
(B)
D2
register
D1
D0
B-II-5-16
Name
Function
HSD1S3
High-speed DMA Ch.1
HSD1S2
trigger set-up
HSD1S1
HSD1S0
HSD0S3
High-speed DMA Ch.0
HSD0S2
trigger set-up
HSD0S1
HSD0S0
HSD3S3
High-speed DMA Ch.3
HSD3S2
trigger set-up
HSD3S1
HSD3S0
HSD2S3
High-speed DMA Ch.2
HSD2S2
trigger set-up
HSD2S1
HSD2S0
–
reserved
DENONLY
IDMA enable register set method
selection
IDMAONLY
IDMA request register set method
selection
RSTONLY
Interrupt factor flag reset method
selection
Setting
0
Software trigger
1
K51 input (falling edge)
2
K51 input (rising edge)
3
Port 1 input
4
Port 5 input
5
8-bit timer Ch.1 underflow
6
16-bit timer Ch.1 compare B
7
16-bit timer Ch.1 compare A
8
16-bit timer Ch.5 compare B
9
16-bit timer Ch.5 compare A
A
SI/F Ch.1 Rx buffer full
B
SI/F Ch.1 Tx buffer empty
C
A/D conversion completion
0
Software trigger
1
K50 input (falling edge)
2
K50 input (rising edge)
3
Port 0 input
4
Port 4 input
5
8-bit timer Ch.0 underflow
6
16-bit timer Ch.0 compare B
7
16-bit timer Ch.0 compare A
8
16-bit timer Ch.4 compare B
9
16-bit timer Ch.4 compare A
A
SI/F Ch.0 Rx buffer full
B
SI/F Ch.0 Tx buffer empty
C
A/D conversion completion
0
Software trigger
1
K54 input (falling edge)
2
K54 input (rising edge)
3
Port 3 input
4
Port 7 input
5
8-bit timer Ch.3 underflow
6
16-bit timer Ch.3 compare B
7
16-bit timer Ch.3 compare A
8
16-bit timer Ch.5 compare B
9
16-bit timer Ch.5 compare A
A
SI/F Ch.1 Rx buffer full
B
SI/F Ch.1 Tx buffer empty
C
A/D conversion completion
0
Software trigger
1
K53 input (falling edge)
2
K53 input (rising edge)
3
Port 2 input
4
Port 6 input
5
8-bit timer Ch.2 underflow
6
16-bit timer Ch.2 compare B
7
16-bit timer Ch.2 compare A
8
16-bit timer Ch.4 compare B
9
16-bit timer Ch.4 compare A
A
SI/F Ch.0 Rx buffer full
B
SI/F Ch.0 Tx buffer empty
C
A/D conversion completion
–
1 Set only
0 RD/WR
1 Set only
0 RD/WR
1 Reset only
0 RD/WR
EPSON
Init. R/W
Remarks
0
R/W
0
0
0
0
R/W
0
0
0
0
R/W
0
0
0
0
R/W
0
0
0
–
–
1
R/W
1
R/W
1
R/W
S1C33L03 FUNCTION PART
Advertisement
Table of Contents
