Table of Contents
Advertisement
II CORE BLOCK: BCU (Bus Control Unit)
I/O Memory of BCU
Table 4.23 shows the control bits of the BCU. These I/O memories are mapped into the area (0x48000 and
following addresses) used for the internal 16-bit peripheral circuits. However, these I/O memories can be accessed
in bytes or words, as well as in half-words.
For the control bits of the external system interface pins assigned to the I/O ports, and for details on how to control
the 8-bit programmable timer 0 in order to generate a DRAM refresh cycle, refer to each corresponding section in
this manual.
Register name
Address
Bit
Areas 18–15
0048120
DF
set-up register
(HW)
DE
DD
DC
DB
DA
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Areas 14–13
0048122
DF–9
set-up register
(HW)
D8
D7
D6
D5
D4
D3
D2
D1
D0
B-II-4-34
Table 4.23 Control Bits of External System Interface
Name
Function
–
reserved
A18SZ
Areas 18–17 device size selection
A18DF1
Areas 18–17
A18DF0
output disable delay time
–
reserved
A18WT2
Areas 18–17 wait control
A18WT1
A18WT0
–
reserved
A16SZ
Areas 16–15 device size selection
A16DF1
Areas 16–15
A16DF0
output disable delay time
–
reserved
A16WT2
Areas 16–15 wait control
A16WT1
A16WT0
–
reserved
A14DRA
Area 14 DRAM selection
A13DRA
Area 13 DRAM selection
A14SZ
Areas 14–13 device size selection
A14DF1
Areas 14–13
A14DF0
output disable delay time
–
reserved
A14WT2
Areas 14–13 wait control
A14WT1
A14WT0
Setting
–
1 8 bits
0 16 bits
A18DF[1:0] Number of cycles
1
1
1
0
0
1
0
0
–
A18WT[2:0]
Wait cycles
1
1
1
1
1
0
1
0
1
1
0
0
0
1
1
0
1
0
0
0
1
0
0
0
–
1 8 bits
0 16 bits
A16DF[1:0] Number of cycles
1
1
1
0
0
1
0
0
–
A16WT[2:0]
Wait cycles
1
1
1
1
1
0
1
0
1
1
0
0
0
1
1
0
1
0
0
0
1
0
0
0
–
1 Used
0 Not used
1 Used
0 Not used
1 8 bits
0 16 bits
A14DF[1:0] Number of cycles
1
1
1
0
0
1
0
0
–
A14WT[2:0]
Wait cycles
1
1
1
1
1
0
1
0
1
1
0
0
0
1
1
0
1
0
0
0
1
0
0
0
EPSON
Init. R/W
Remarks
–
–
0 when being read.
0
R/W
1
R/W
3.5
1
2.5
1.5
0.5
–
–
0 when being read.
1
R/W
7
1
6
1
5
4
3
2
1
0
–
–
0 when being read.
0
R/W
1
R/W
3.5
1
2.5
1.5
0.5
–
–
0 when being read.
1
R/W
7
1
6
1
5
4
3
2
1
0
–
–
0 when being read.
0
R/W
0
R/W
0
R/W
1
R/W
3.5
1
2.5
1.5
0.5
–
–
0 when being read.
1
R/W
7
1
6
1
5
4
3
2
1
0
S1C33L03 FUNCTION PART
Advertisement
Table of Contents
