Timing Diagrams; Changes To Timing Diagrams Section - Analog Devices ADRV9005 Reference Manual

Reference Manual
SERIAL-PERIPHERAL INTERFACE (SPI)
Force the CSB line low and keep it low until the last byte is transferred.
►
Send the instruction word 0101 0100 0000 000_0 (the last 0 indicates a write operation) to select 0x02A as the starting address.
►
Use the next 32 clock cycles to send the data to be written to the registers, LSB to MSB, for each 8-bit word.
►
Make sure the CSB line is driven high after the last bit is sent to 0x02D to end the data transfer.
►
Example: MSB-First Multibyte Transfer, Autodecrementing Address
To complete a 4-byte write starting at register address 0x02A and ending with register 0x027 in MSB-first format, follow these instructions when
programming the controller:
Make sure that fourWireMode = 1 - the device is configured to work with the 4-wire interface.
►
Make sure that MSBFirst = 1 - SPI operates in MSB first mode.
►
Make sure that autoIncAddrUp = 0 - the address pointer automatically decrements.
►
Make sure that enSpiStreaming = 1 - a multibyte data transfer is allowed.
►
Force the CSB line low and keep it low until the last byte is transferred.
►
Send the instruction word 0_000 0000 0010 1010 (the first 0 indicates a write operation) to select 0x02A as the starting address.
►
Use the next 32 clock cycles to send the data to be written to the registers, MSB to LSB, for each 8-bit word.
►
Make sure the CSB line is driven high after the last bit is sent to 0x027 to end the data transfer.
►

TIMING DIAGRAMS

Figure 28 and Figure 29 show the SPI bus waveforms for a single-register write operation and a single-register read operation, respectively. In
Figure 28, the value 0x55 is written to register 0x00A. In
same operations are performed with a 3-wire bus, the SDO line in
the SDIO line. Note that both operations use the MSB-first mode, and all data is latched on the rising edge of the SCLK signal.
Register 0x00A is not user accessible. The SPI write and read operations in
demonstration. Use the scratch register 0x009 for the SPI read/write test.
Table 21 lists the timing specifications for the SPI bus.
SPI bus timing diagram with the device returning a value of 0xD4 from a test register and timing parameters marked. Note: This is a single read
operation. So, the figure does not show the bus-ready parameter after the data is driven from the device (t
analog.com
Figure 29, register 0x00A is read, and the value returned by the device is 0x55. If the
Figure 28 eliminates, and the SDIO and SDO lines in
Figure 28
Figure 28. Nominal Timing Diagram, SPI Write Operation
Figure 29. Nominal Timing Diagram, SPI Read Operation
Figure 30 shows the relationship between these parameters. The figure shows a 3-wire
and Figure 29 are only for the SPI timing diagram
).
HZS
ADRV9001
Figure 29 combine on
Rev. A | 60 of 377