Hardware Operation - Analog Devices ADRV9005 Reference Manual

Reference Manual
ADRV9001 EVALUATION SYSTEM
Figure 314. ADRV9001 Evaluation Card and ZCU102 Evaluation Platform with Connections Required for Testing
The steps to set up the evaluation board for testing are as follows:
1. Connect the ADRV9001 evaluation card and the ZCU102 evaluation platform together, as shown in
(J5). Take care to align the connectors properly.
2. Make sure that all jumpers on the ZCU102 evaluation platform as well as the SW6 position (2, 3, 4 = "A" position) match the settings shown
in Figure 312.
3. Insert the SD card that came with the ADRV9001 evaluation kit into the ZCU102 evaluation platform SD card slot (J100).
4. On the ADRV9001 evaluation card, provide a device clock (frequency must match the setting selected in the TES) at a +13 dBm power
level to the J501 connector ((this signal drives the reference clock into the ADCLK944 clock distribution chip on the board (the Q1/Q1_N
pins of the ADCLK944 generates the DEV_CLK for the ADRV9001 and REF_CLK for the Xilinx FPGA)).
a. Note that the quality of the clock source used to generate the DEV_CLK directly impacts the overall system performance. Use a
high-quality, stable, and low-phase noise clock source.
Alternatively, switch the "DEV_CLK Source Sel." switch to 'Internal' to use the on-board VCTXO. The VCTXO only supports 38.4MHz clock
frequency.
5. Connect a 12 V, 5 A power supply to the Xilinx platform at the J52 header.
6. Connect the Xilinx platform to the PC with an Ethernet cable (connect to P12). Driver installation is not required.
a. When the Ethernet port is already occupied by another connection, use a USB-to-Ethernet adapter.
b. On an Ethernet connection dedicated to the Xilinx platform, manually set the following:
1. IPv4 Address to: 192.168.1.2
2. IPv4 Subnet Mask to: 255.255.255.0
See Figure 311 for more details. Make sure the firewall on the PC does not block the following ports.
22 (SSH protocol)
►
55557 (access to the evaluation software on Xilinx platform).
►
Note that the ZYNQ ZCU102 evaluation platform IP address is set by default to: 192.168.1.10.
►

HARDWARE OPERATION

ZYNQ ZC706
1. Turn on the evaluation system by switching the ZYNQ ZC706 evaluation platform power switch (SW1) to 'on'. If the hardware is connected
correctly, two green LEDs (D801 and DS901) on the ADRV9001 evaluation card must be on.
analog.com
ADRV9001
Figure 314. Use the FMC connector
Rev. A | 333 of 377