Satellite Mode Pci Status Register (Pcisstatus) 0Xd088 - Toshiba TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

10.4.17 Satellite Mode PCI Status Register (PCISSTATUS)
The PCI Status, Command Register (PCISTATUS) or the PMCSR Register of the Configuration
Space cannot be accessed when the PCI Controller is in the Satellite mode. It is possible however to
read values from either of these registers.
31
Reserved
15
14
13
12
DPE
SSE
RMA
RTA
R
R
R
R
0x0
0x0
0x0
0x0
Bit
Mnemonic
Field Name
31:24
Reserved
25:24
PS
Power State
23
PMEEN
PME Enable
22:16
Reserved
15
DPE
Detected Parity
Error
14
SSE
Signaled System
Error
13
RMA
Received Master
Abort
12
RTA
Received Target
Abort
11
STA
Signaled Target
Abort
Set DEVSEL
10:9
DT
Timing
Data Parity
8
MDPE
Detected
7:0
Reserved
26
25
24
PS
PMEEN
R
0x0
11
10
9
8
STA
DT
MDPE
R
R
R
0x0
0x1
0x0
PowerState (Default: 0x0)
This is a shadow register of the PowerState field in the PMCSR Register.
Note: Read this field in the following procedures. If other procedures are
used, incorrect data may be read.
(1) General procedures
After checking the P2GSTATUS.PMSC bit is set, read the PS field.
(2) Procedures to read at any time
To read PS field directly, but not using the procedures shown above (1),
read the PS field twice consecutively. Use the value if the same value is
read.
PME_En (Default: 0x0)
This is a shadow register of the PME_En bit of the PMCSR Register.
Detected Parity Error (Default: 0x0)
This is a shadow register of the PCISTATUS.DPE bit.
Signaled System Error (Default: 0x0)
This is a shadow register of the PCISTATUS.SSE bit.
Received Master Abort (Default: 0x0)
This is a shadow register of the PCISTATUS.RMA bit.
Received Target Abort (Default: 0x0)
This is a shadow register of the PCISTATUS.RTA bit.
Signaled Target Abort (Default: 0x0)
This is a shadow register of the PCISTATUS.STA bit.
DEVSEL Timing (Fixed Value: 0x1)
This is a shadow register of the PCISTATUS.DT field.
Master Data Parity Error Detected (Default: 0x0)
This is a shadow register of the PCISTATUS.MDPE bit.
Figure 10.4.15 Satellite Mode PCI Status Register
10-42
Chapter 10 PCI Controller
0xD088
23
22
Reserved
R
0x0
7
Reserved
Description
16
: Type
: Initial value
0
: Type
: Initial value
Read/Write
R
R
R
R
R
R
R
R
R

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmpr4937xbg-333

Table of Contents