Table of Contents
Advertisement
21.3 DC characteristics
21.3.1
DC characteristics of pins other than PCI Interface pins
Item
Low-level Input Voltage
High-level Input Voltage
Low-level Output Current
Low-level Output Current
High-level Output Current
High-level Output Current
Low-level Input Leak
Current
High-level Input Leak
Current
Hi-Z Output Leak Current
Operating Current (Internal)
Operating Current (I/O Pin)
(1) : All input pins except for the PCI interface signal pins, and all bidirectional pins (during input)
(2) : ACE*, ACK*, BUSSPRT*, BWE[3:0]*, CE[7:0]*, DMAACK[3:0], DMADONE*, WDRST*,
HALTDOZE, PIO[7:0], RTS[1:0], SWE*, SYSCLK, TIMER[1:0] and TXD[1:0]
(3) : DCLK, PCST[8:0], TDO and TPC[3:1]
(4) : ADDR[19:0], CAS*, CB[7:0], CKE, DATA[63:0], DQM[7:0], OE*, RAS*, SDCLK[3:0],
SDCLKIN, SDCS[3:0]*, and WE* when drive capacity is set to 16 mA.
(5) : ADDR[19:0], CAS*, CB[7:0], CKE, DATA[63:0], DQM[7:0], OE*, RAS*, SDCLK[3:0],
SDCLKIN, SDCS[3:0]*, and WE* when drive capacity is set to 8 mA.
(6) : CGRESET*, RESET*, TRST*, BYPASSPLL*, MASTERCLK, SDCLKIN and SDIN[1]
(7) : CTS[1:0]*, DMAREQ[3:0], DMADONE*, RXD[1:0], SCLK, TCLK, INT[5:0], TCK, TDI,
TEST[4:0]*, TMS, ACK*, CB[7:0], DATA[63:0], ADDR[19:0], NMI* and PIO[7:0]
(8) : Signal in (6) and (7) above
(9) : DCLK, TDO
(Tc = 0 - 70°C, V
Symbol
Condition
V
(1)
IL1
V
(1)
IH1
I
(2)V
= 0.4 V
OL1
OL
I
(3)V
= 0.4 V
OL2
OL
I
(4)V
= 0.4 V
OL3
OL
I
(5)V
= 0.4 V
OL4
OL
I
(2)V
= 2.4 V
OH1
OH
I
(3)V
= 2.4 V
OH2
OH
I
(4)V
= 2.4 V
OH3
OH
I
(5)V
= 2.4 V
OH4
OH
I
(6)V
=V
IL1
IN
SS
I
(7)V
=V
IL2
IN
SS
I
(8)V
=V
IH1
IN
CCIO
I
(9)
OZ
V
= 1.6 V,
ddIN
I
CCInt
Internal core frequency = 300 MHz
V
= 3.5 V,
ddIO
I
External bus frequency = 100 MHz
CCIO
Pin capacitance load = 25 pF
21-2
Chapter 21 Electrical Characteristics
= 3.3V ± 0.2V, V
ddIO
CCInt
Min.
−0.3
2.0
8
4
16
8
⎯
⎯
⎯
⎯
−10
−200
−10
−10
⎯
⎯
= 1.5V ± 0.1V, V
= 0V)
SS
Max.
Unit
0.8
V
V
+ 0.3
V
CCIO
⎯
mA
⎯
mA
⎯
mA
⎯
mA
−8
mA
−4
mA
−16
mA
−8
mA
µA
10
−10
µA
µA
10
µA
10
500
mA
400
mA
Advertisement
Table of Contents
