Pci Controller Control Register - Toshiba TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

10.4 PCI Controller Control Register

Table 10.4.1 lists the registers contained in the PCI Controller Control Register. Parentheses in the register
names indicate the corresponding PCI Configuration Space Register.
Section
Address
Size
10.4.1
0xD000
32
10.4.2
0xD004
32
10.4.3
0xD008
32
10.4.4
0xD00C
32
10.4.5
0xD010
32
10.4.6
0xD014
32
10.4.7
0xD018
32
10.4.8
0xD01C
32
10.4.9
0xD020
32
10.4.10
0xD024
32
10.4.11
0xD02C
32
10.4.12
0xD034
32
10.4.13
0xD03C
32
10.4.14
0xD040
32
10.4.15
0xD080
32
10.4.16
0xD084
32
10.4.17
0xD088
32
10.4.18
0xD08C
32
10.4.19
0xD090
32
10.4.20
0xD094
32
10.4.21
0xD098
32
10.4.22
0xD09C
32
10.4.23
0xD100
32
10.4.24
0xD104
32
10.4.25
0xD108
32
10.4.26
0xD10C
32
10.4.27
0xD110
32
10.4.28
0xD114
32
10.4.29
0xD118
32
10.4.30
0xD11C
32
10.4.31
0xD120
64
10.4.32
0xD128
64
10.4.33
0xD130
64
10.4.34
0xD138
64
10.4.35
0xD140
32
10.4.36
0xD144
32
10.4.37
0xD148
32
10.4.38
0xD14C
32
10.4.39
0xD150
64
10.4.40
0xD158
64
Table 10.4.1 PCI Controller Control Register (1/2)
Mnemonic
PCIID
ID Register (Device ID, Vendor ID)
PCISTATUS
PCI Status, Command Register (Status, Command)
PCICCREV
Class Code, Revision ID Register (Class Code, Revision ID)
PCI Configuration 1 Register
PCICFG1
(BIST, Header Type, Latency Timer, Cache Line Size)
P2G Memory Space 0 PCI Lower Base Address Register
P2GM0PLBASE
(Base Address 0 Lower)
P2G Memory Space 0 PCI Upper Base Address Register
P2GM0PUBASE
(Base Address 0 Upper)
P2G Memory Space 1 PCI Lower Base Address Register
P2GM1PLBASE
(Base Address 1 Lower)
P2G Memory Space 1 PCI Upper Base Address Register
P2GM1PUBASE
(Base Address 1 Upper)
P2GM2PBASE
P2G Memory Space 2 PCI Base Address Register (Base Address 2)
P2GIOPBASE
P2G I/O Space PCI Base Address Register (Base Address 3)
PCISID
Subsystem ID Register (Subsystem ID, Subsystem Vendor ID)
PCICAPPTR
Capabilities Pointer Register (Capabilities Pointer)
PCI Configuration 2 Register
PCICFG2
(Max_Lat, Min_Gnt, Interrupt Pin, Interrupt Line)
G2P Timeout Count Register
G2PTOCNT
(Retry Timeout Value, TRDY Timeout Value)
G2PSTATUS
G2P Status Register
G2PMASK
G2P Interrupt Mask Register
PCISSTATUS
Satellite Mode PCI Status Register (Status, PMCSR)
PCIMASK
PCI Status Interrupt Mask Register
P2GCFG
P2G Configuration Register
P2GSTATUS
P2G Status Register
P2GMASK
P2G Interrupt Mask Register
P2GCCMD
P2G Current Command Register
PBAREQPORT
PCI Bus Arbiter Request Port Register
PBACFG
PCI Bus Arbiter Configuration Register
PBASTATUS
PCI Bus Arbiter Status Register
PBAMASK
PCI Bus Arbiter Interrupt Mask Register
PBABM
PCI Bus Arbiter Broken Master Register
PBACREQ
PCI Bus Arbiter Current Request Register (for diagnositics)
PBACGNT
PCI Bus Arbiter Current Grant Register (for diagnostics)
PBACSTATE
PCI Bus Arbiter Currrent State Register (for diagnostics)
G2PM0GBASE
G2P Memory Space 0 G-Bus Base Address Register
G2PM1GBASE
G2P Memory Space 1 G-Bus Base Address Register
G2PM2GBASE
G2P Memory Space 2 G-Bus Base Address Register
G2PIOGBASE
G2P I/O Space G-Bus Base Address Register
G2PM0MASK
G2P Memory Space 0 Address Mask Register
G2PM1MASK
G2P Memory Space 1 Address Mask Register
G2PM2MASK
G2P Memory Space 2 Address Mask Register
G2PIOMASK
G2P I/O Space Address Mask Register
G2PM0PBASE
G2P Memory Space 0 PCI Base Address Register
G2PM1PBASE
G2P Memory Space 1 PCI Base Address Register
10-24
Chapter 10 PCI Controller
Register Name

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmpr4937xbg-333

Table of Contents