Single Address Burst Transfer From Memory To I/O (32-Bit Rom) - Toshiba TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

Chapter 8 DMA Controller
8.5.4

Single Address Burst Transfer from Memory to I/O (32-bit ROM)

Figure 8.5.4 Single Address Burst Transfer from Memory to I/O
(Burst Read of 4-word Data from 32-bit ROM)
8-43

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmpr4937xbg-333

Table of Contents