Toshiba TMPR4937 Manual page 201

64-bit tx system risc
Table of Contents

Advertisement

Chapter 8 DMA Controller
Figure 8.5.6 Single Address Burst Transfer from I/O to Memory
(Burst Write of 8-word Data to 32-bit SRAM)
8-45

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmpr4937xbg-333

Table of Contents