Toshiba TMPR4937 Manual page 245

64-bit tx system risc
Table of Contents

Advertisement

Chapter 9 SDRAM Controller
SDCLK
SDCS*
ADDR [19:5]
0000
0400
RAS*
CAS*
WE*
CKE
DQM [7:0]
ff
f0
ff
DATA [63:0]
CB [7:0]
ACK*/READY*
= 3, t
= 1, 64-bit Bus)
Figure 9.5.4 One-Word Single Write (t
RCD
DA
9-29

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmpr4937xbg-333

Table of Contents