Chain Dma Transfer - Toshiba TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

8.3.10

Chain DMA Transfer

Table 8.3.4 shows the data structure in memory that the DMA Command Descriptor has. When the
Simple Chain bit (SMPCHN) of the DMA Channel Control Register (DMCCRn) is set, only the initial
four double words are used. DMSAIRn, DMDAIR, DMCCRn, and DMCSRn use the settings from
when DMA started. In addition, all eight double words are used when the Simple Chain bit (SMPCHN)
is cleared.
Saving the start memory address of another DMA Command Descriptor in the Offset 0 Chain
Address field makes it possible to construct a chain list of DMA Command Descriptors (Figure 8.3.5).
Set "0" in the Chain Address field of the DMA Command Descriptor at the end of the chain list.
When DMA transfer that is specified by one DMA Command Descriptor ends, the DMA Controller
automatically reads the next DMA Command Descriptor indicated by the Chain Address Register
(Chain transfer), then continues DMA transfer. Continuous DMA transfer that uses multiple Descriptors
connected into such a chain-like structure is called Chain DMA transfer.
Since the DMA Channel Status Register is also overwritten during Chain transfer when the DMA
Simple Chain bit (SMPCHN) is cleared, be sure not to unnecessarily clear necessary bits.
Placing DMA Command Descriptors at addresses that do not span across 32-double-word boundaries
in memory is efficient since they are read by one G-Bus Burst Read operation.
Offset Address
0x00
Chain Address
0x08
Source Address
0x10
Destination Address
0x18
Count
0x20
Source Address Increment
0x28
Destination Address Increment
0x30
Channel Control
0x38
Channel Status
Table 8.3.4 DMA Command Descriptors
Field Name
DMA Chain Address Register (DMCHARn)
DMA Source Address Register (DMSARn)
DMA Destination Address Register (DMDARn)
DMA Count Register (DMCNTRn)
DMA Source Address Increment Register (DMSAIRn)
DMA Destination Address Increment Register (DMDAIRn)
DMA Channel Control Register (DMCCRn)
DMA Channel Status Register (DMCSRn)
8-18
Chapter 8 DMA Controller
Transfer Destination Register

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmpr4937xbg-333

Table of Contents