Broadcom BCM1250 User Manual page 17

User Manual
10/21/02
Figure 68: Example Reception Using RIN as Active High Enable (sampling on the falling clock edge) ........ 340
Figure 69: Example Reception Using RIN as Active High Sync (sampling on the falling clock edge) ........... 342
Figure 70: Example Transmission Using TIN as Active High Enable (Driving/Sampling on Rising Clock Edge) .
343
Figure 71: Example Transmission Using TIN as Active High Sync (transition/sampling on rising clock edge) ....
344
Figure 72: Frame Address Matching .............................................................................................................. 347
Figure 73: Synchronous Serial Loopback Connections.................................................................................. 352
Figure 74: Fixed Cycle Read Access ............................................................................................................. 367
Figure 75: Fixed Cycle Write Access.............................................................................................................. 368
Figure 76: Acknowledge Read Access........................................................................................................... 369
Figure 77: Acknowledge Write Access ........................................................................................................... 370
Figure 78: Generic Bus Burst Read................................................................................................................ 371
Figure 79: Generic Bus Burst Write................................................................................................................ 371
Figure 80: Example PCMCIA Slot Connection ............................................................................................... 385
Figure 81: Example Flash Card Timing Diagram ........................................................................................... 392
Figure 82: Single GPIO Pin Diagram.............................................................................................................. 397
Figure 83: SMBus Signaling Start, Data Transfer and Stop ........................................................................... 405
Figure 84: JTAG TAP State Machine ............................................................................................................. 423
Figure 85: JTAG Boundary Scan Register Block ........................................................................................... 433
Figure 86: JTAG HyperTransport Output Boundary Scan Block .................................................................... 434
Figure 87: JTAG HyperTransport Input Boundary Scan Block....................................................................... 435
Figure 88: Example JTAG Probe Flowchart ................................................................................................... 437
Document 1250_1125-UM100CB-R
B roa dcom Co rpo rat ion
BCM1250/BCM1125/BCM1125H
Page xvii