Xilinx 7 Series User Manual page 38

Chapter 2: Clock Routing Resources
X-Ref Target - Figure 2-4
I0
I1
CE0
CE1
S0
S1
IGNORE0
IGNORE1
O
www.BDTIC.com/XILINX
38
1 2 3
T
BCCCK_CE
T T
BCCKO_O BCCKO_O
at I0
Figure 2-4: BUFGCTRL Timing Diagram
www.xilinx.com
4 5
Begin I1
7 Series FPGAs Clocking Resources User Guide
6
T
BCCKO_O
Begin I0
UG472_c1_04_033030
UG472 (v1.5) July 13, 2012