0X530C: Pwm Timer Interrupt Flag Register (T16E_Iflg) - Epson S1C17001 Technical Manual

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

0x530c: PWM Timer Interrupt Flag Register (T16E_IFLG)

Register name Address
Bit
PWM Timer
0x530c
D15–2 –
Interrupt
(16 bits)
D1
Flag Register
D0
(T16E_IFLG)
D[15:2]
Reserved
D1
CBIF: Compare B Interrupt Flag
Interrupt flag indicating the compare B interrupt factor occurrence status.
1(R):
Interrupt factor present
0(R):
No interrupt factor (default)
1(W):
Reset flag
0(W):
Disabled
CBIF is the interrupt flag corresponding to compare B interrupts. Setting CBIE (D1/T16E_IMSK) to 1
sets this to 1 when the counter matches the compare data B register setting during counting. A PWM &
capture timer interrupt request signal is output to the ITC at the same time. This interrupt request signal
sets the ITC PWM & capture timer interrupt flag to 1 and generates an interrupt if the ITC and S1C17
core interrupt conditions are satisfied.
D0
CAIF: Compare A Interrupt Flag
Interrupt flag indicating the compare A interrupt factor occurrence status.
1(R):
Interrupt factor present
0(R):
No interrupt factor (default)
1(W):
Reset flag
0(W):
Disabled
CAIF is the interrupt flag corresponding to compare A interrupts. Setting CAIE (D0/T16E_IMSK) to 1
sets this to 1 when the counter matches the compare data A register setting during counting. A PWM &
capture timer interrupt request signal is output to the ITC at the same time. This interrupt request signal
sets the ITC PWM & capture timer interrupt flag to 1 and generates an interrupt if the ITC and S1C17
core interrupt conditions are satisfied.
The following processes must be performed to manage the interrupt factor occurrence state using this
register.
1. Set the ITC PWM & capture timer interrupt trigger mode to level trigger mode.
2. Reset the T16E module interrupt flags CAIF and CBIF within the interrupt processing routine after
the interrupt occurs (this also resets the ITC interrupt flag).
CAIF and CBIF are reset by writing as 1.
Note: To prevent generating unnecessary interrupts, reset the corresponding CAIF or CBIF be-
fore permitting compare A or compare B interrupts from CAIE (D0/T16E_IMSK) or CBIE
(D1/T16E_IMSK).
S1C17001 TECHNICAL MANUAL
Name
Function
reserved
CBIF
Compare B interrupt flag
CAIF
Compare A interrupt flag
EPSON
13 PWM & CAPTURE TIMER (T16E)
Setting
Init. R/W
1 Cause of
0 Cause of
interrupt
interrupt not
occurred
occurred
Remarks
0 when being read.
0
R/W Reset by writing 1.
0
R/W
159

Advertisement

Table of Contents
loading

Table of Contents