0X5306: Pwm Timer Control Register (T16E_Ctl) - Epson S1C17001 Technical Manual

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

0x5306: PWM Timer Control Register (T16E_CTL)

Register name Address
Bit
PWM Timer
0x5306
D15–9 –
Control Register
(16 bits)
D8
(T16E_CTL)
D7
D6
D5
D4
D3
D2
D1
D0
D[15:9]
Reserved
D8
INITOL: Initial Output Level Bit
Sets the timer output initial output level.
1 (R/W): High
0(R/W): Low (default)
The timer output pin switches to the initial output level set here when the clock output is switched off
by writing 0 to OUTEN (D2) or when the timer is reset by writing 1 to T16ERST (D1). Note that this
level will be inverted when INVOUT (D4) is 1.
D7
Reserved
D6
SELFM: Fine Mode Select Bit
Sets the clock output to Fine mode.
1 (R/W): Fine mode
0 (R/W): Normal output (default)
When SELFM is set to 1, the clock output is set to Fine mode, and the output clock duty becomes ad-
justable in input clock half-cycle steps.
When SELFM is set to 0, normal clock output is used.
D5
CBUFEN: Comparison Buffer Enable Bit
Permits and prevents writing to the compare data buffer.
1 (R/W): Permitted
0 (R/W): Prohibited (default)
When CBUFEN is set to 1, compare data is read and written via the compare data buffer. The buffer
contents are loaded into the compare data register when the counter is reset by software or compare B
signal.
When CBUFEN is set to 0, compare data is read and written directly to and from the compare data reg-
ister.
D4
INVOUT: Inverse Output Control Bit
Selects the timer output signal polarity.
1 (R/W): Inverted (active Low)
0 (R/W): Normal (active High) (default)
Writing 1 to INVOUT generates a TOUT output active Low signal (Off level = High). When INVOUT
is 0, an active High signal (Off level = Low) is generated.
Writing 1 to this bit also inverts the initial output level set by INITOL (D8).
S1C17001 TECHNICAL MANUAL
Name
Function
reserved
INITOL
Initial output level
reserved
SELFM
Fine mode select
CBUFEN
Comparison buffer enable
INVOUT
Inverse output
CLKSEL
Input clock select
OUTEN
Clock output enable
T16ERST
Timer reset
T16ERUN
Timer run/stop control
EPSON
13 PWM & CAPTURE TIMER (T16E)
Setting
Init. R/W
1 High
0 Low
1 Fine mode
0 Normal mode
1 Enable
0 Disable
1 Invert
0 Normal
1 External
0 Internal
1 Enable
0 Disable
1 Reset
0 Ignored
1 Run
0 Stop
Remarks
0 when being read.
0
R/W
0 when being read.
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
W 0 when being read.
0
R/W
155

Advertisement

Table of Contents
loading

Table of Contents