Renesas R-IN32M3 Series User Manual page 98

Hide thumbs Also See for R-IN32M3 Series:
Table of Contents

Advertisement

R-IN32M3-EC User's Manual
6.12.2
ESC Configuration Register (ESC_CONFIG)
ESC_CONFIG indicates the configuration of EtherCAT slave controller.
7
ESC_CONFIG
R
ECAT
R
PDI
Bit Position
Bit Name
7
ENLP3
6
ENLP2
5
ENLP1
4
ENLP0
3
DCLATCH
2
DCSYNC
1
ENLALLP
0
DEVEMU
Note: This indicates the initial value until the EEPROM is loaded. After that, bits 7 to 4 and 1 change
depending on the value stored at address 0x0001 in the EEPROM.
The EEPROM value is only taken over at first EEPROM load after power-on or reset.
R18UZ0003EJ0501
Jan. 12, 2021
6
5
4
R
R
R
R
R
R
Enhanced Link Detection of Port 3 (Port 3 is not available on this LSI.)
0: Disabled (if bit 9 at address 0 in the EEPROM is 0)
1: Enabled
Enhanced Link Detection of Port 2 (Port 2 is not available on this LSI.)
0: Disabled (if bit 9 at address 0 in the EEPROM is 0)
1: Enabled
Enhanced Link Detection of Port 1
0: Disabled (if bit 9 at address 0 in the EEPROM is 0)
1: Enabled
Enhanced Link Detection of Port 0
0: Disabled (if bit 9 at address 0 in the EEPROM is 0)
1: Enabled
Distributed Clocks Latch Input Unit
This bit is fixed to 1 in this LSI.
0: Disabled (power saving)
1: Enabled
Distributed Clocks SYNC Output Unit
This bit is fixed to 1 in this LSI.
0: Disabled (power saving)
1: Enabled
Enhanced Link Detection for All Ports
0: Disabled (if bits 15 to 12 at address 0 in the EEPROM is 0)
1: Enabled for all ports
Device Emulation (Control of AL Status)
0: The AL status register is set by PDI.
1: The AL status register will automatically be set to the value written to the AL control
register. This bit is fixed to 0 in this LSI.
6. EtherCAT Slave Controller Function
3
2
1
R
R
R
R
R
R
Description
0
Address
Initial Value
400E 0141H
R
R
Page 85 of 224
Note
0CH

Advertisement

Table of Contents
loading

This manual is also suitable for:

R-in32m3-ecMc-10287bf1-hn4-aMc-10287bf1-hn4-m1-a

Table of Contents