Renesas R-IN32M3 Series User Manual page 106

R-IN32M3-EC User's Manual
Bit Position Bit Name
1 DCLATCH
0 ALCTRL
R18UZ0003EJ0501
Jan. 12, 2021
DC Latch Event
0: No change on DC latch inputs
1: At least one change on DC latch inputs
This bit is cleared by reading the DC latch event times from PDI for the PDI controlled
latch units, so that the latch 0/1 status register (DC_LATCH_STAT0/1: 0x09AE:0x09AF)
indicates no event.
AL Control Event
0: No change in the AL control register
1: The AL control register has been written
This bit is cleared by reading the AL control register (AL_CONTROL: 0x0120:0x0121) from
PDI.
6. EtherCAT Slave Controller Function
Description
Page 93 of 224