Renesas R-IN32M3 Series User Manual page 110

Hide thumbs Also See for R-IN32M3 Series:
Table of Contents

Advertisement

R-IN32M3-EC User's Manual
6.15
Watchdogs Registers
6.15.1
Watchdog Divider Register (WD_DIVIDE)
WD_DIVIDE is used to set the divider ratio for 25 MHz as the basic watchdog increment.
15
14
WD_DIVIDE
R/W
R/W
ECAT
R
R
PDI
Bit Position
Bit Name
15 to 0
WDDIV
6.15.2
Watchdog Time PDI Register (WDT_PDI)
WDT_PDI is used to set the overflow time of PDI watchdog.
15
14
WDT_PDI
R/W
R/W
ECAT
R
R
PDI
Bit Position
Bit Name
15 to 0
WDTIMPDI
R18UZ0003EJ0501
Jan. 12, 2021
13
12
11
10
9
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
These bits set the divider ratio of watchdog clocks for 25 MHz.
The clock cycles divided by the "setting value + 2" represent the basic watchdog increment.
The default value is 100 μs = 2498.
13
12
11
10
9
WDTIMPDI
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
These bits set the overflow time of PDI watchdog as the number of basic watchdog
increments.
The default value with watchdog divider 100 μs means 100 μs x 1000 = 100 ms watchdog.
The watchdog is disabled if these bits are set to 0. The watchdog is restarted with every PDI
access.
8
7
6
5
4
3
WDDIV
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
Description
8
7
6
5
4
3
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
Description
6. EtherCAT Slave Controller Function
Address
2
1
0
400E 0400H
R/W
R/W
R/W
R
R
R
Address
2
1
0
400E 0410H
R/W
R/W
R/W
R
R
R
Page 97 of 224
Initial
Value
09C2H
Initial
Value
03E8H

Advertisement

Table of Contents
loading

This manual is also suitable for:

R-in32m3-ecMc-10287bf1-hn4-aMc-10287bf1-hn4-m1-a

Table of Contents